| /drivers/gpu/drm/nouveau/nvkm/subdev/devinit/ |
| D | gm200.c | 82 pmu_load(struct nv50_devinit *init, u8 type, bool post, in pmu_load() argument
92 if (!post) in pmu_load()
109 gm200_devinit_preos(struct nv50_devinit *init, bool post) in gm200_devinit_preos() argument
114 pmu_load(init, 0x01, post, NULL, NULL); in gm200_devinit_preos()
118 gm200_devinit_post(struct nvkm_devinit *base, bool post) in gm200_devinit_post() argument
135 ret = pmu_load(init, 0x04, post, &exec, &args); in gm200_devinit_post()
142 if (post) { in gm200_devinit_post()
150 if (post) { in gm200_devinit_post()
158 if (post) { in gm200_devinit_post()
168 gm200_devinit_preos(init, post); in gm200_devinit_post()
[all …]
|
| D | base.c | 62 if (init && init->func->post) in nvkm_devinit_post()
63 ret = init->func->post(init, init->post); in nvkm_devinit_post()
74 init->post = true; in nvkm_devinit_fini()
88 init->post = init->force_post; in nvkm_devinit_preinit()
|
| D | nv50.c | 103 if (!base->post) { in nv50_devinit_preinit()
106 base->post = true; in nv50_devinit_preinit()
112 if (!base->post) { in nv50_devinit_preinit()
116 base->post = true; in nv50_devinit_preinit()
137 while (init->base.post && dcb_outp_parse(bios, i, &ver, &hdr, &outp)) { in nv50_devinit_init()
169 .post = nv04_devinit_post,
|
| D | tu102.c | 69 tu102_devinit_post(struct nvkm_devinit *base, bool post) in tu102_devinit_post() argument
72 gm200_devinit_preos(init, post); in tu102_devinit_post()
79 .post = tu102_devinit_post,
|
| D | priv.h | 11 int (*post)(struct nvkm_devinit *, bool post); member
|
| D | gf100.c | 104 base->post = ((nvkm_rd32(device, 0x2240c) & BIT(1)) == 0); in gf100_devinit_preinit()
111 .post = nv04_devinit_post,
|
| D | nv1a.c | 33 .post = nv04_devinit_post,
|
| D | nv04.c | 414 if (!init->base.post) { in nv04_devinit_preinit()
422 init->base.post = true; in nv04_devinit_preinit()
456 .post = nv04_devinit_post,
|
| D | gm107.c | 51 .post = nv04_devinit_post,
|
| D | g84.c | 58 .post = nv04_devinit_post,
|
| D | g98.c | 57 .post = nv04_devinit_post,
|
| D | mcp89.c | 58 .post = nv04_devinit_post,
|
| D | nv20.c | 69 .post = nv04_devinit_post,
|
| D | gv100.c | 69 .post = gm200_devinit_post,
|
| D | nv10.c | 103 .post = nv04_devinit_post,
|
| /drivers/video/fbdev/matrox/ |
| D | matroxfb_misc.h | 9 unsigned int* in, unsigned int* feed, unsigned int* post);
13 unsigned int *post) in PLL_calcclock() argument
15 return matroxfb_PLL_calcclock(&minfo->features.pll, freq, fmax, in, feed, post); in PLL_calcclock()
|
| D | matroxfb_maven.c | 227 unsigned int* in, unsigned int* feed, unsigned int* post, in matroxfb_PLL_mavenclock() argument
283 *post = p; in matroxfb_PLL_mavenclock()
294 dprintk(KERN_ERR "clk: %02X %02X %02X %d %d\n", *in, *feed, *post, fxtal, fwant); in matroxfb_PLL_mavenclock()
300 unsigned int* in, unsigned int* feed, unsigned int* post, in matroxfb_mavenclock() argument
317 *post = p; in matroxfb_mavenclock()
322 unsigned int* in, unsigned int* feed, unsigned int* post) { in DAC1064_calcclock() argument
336 *post = p; in DAC1064_calcclock()
|
| /drivers/scsi/aacraid/ |
| D | rx.c | 338 } * post; in aac_rx_check_health() local
349 post = dma_alloc_coherent(&dev->pdev->dev, in aac_rx_check_health()
352 if (unlikely(post == NULL)) { in aac_rx_check_health()
357 post->Post_Command = cpu_to_le32(COMMAND_POST_RESULTS); in aac_rx_check_health()
358 post->Post_Address = cpu_to_le32(baddr); in aac_rx_check_health()
363 post, paddr); in aac_rx_check_health()
|
| /drivers/spi/ |
| D | spi-imx.c | 432 unsigned int pre, post; in mx51_ecspi_clkdiv() local
438 post = fls(fin) - fls(fspi); in mx51_ecspi_clkdiv()
439 if (fin > fspi << post) in mx51_ecspi_clkdiv()
440 post++; in mx51_ecspi_clkdiv()
444 post = max(4U, post) - 4; in mx51_ecspi_clkdiv()
445 if (unlikely(post > 0xf)) { in mx51_ecspi_clkdiv()
451 pre = DIV_ROUND_UP(fin, fspi << post) - 1; in mx51_ecspi_clkdiv()
454 __func__, fin, fspi, post, pre); in mx51_ecspi_clkdiv()
457 *fres = (fin / (pre + 1)) >> post; in mx51_ecspi_clkdiv()
460 (post << MX51_ECSPI_CTRL_POSTDIV_OFFSET); in mx51_ecspi_clkdiv()
|
| /drivers/staging/most/Documentation/ABI/ |
| D | configfs-most.txt | 50 configuration, the creation is post-poned until
94 configuration, the creation is post-poned until
138 configuration, the creation is post-poned until
192 configuration, the creation is post-poned until
|
| /drivers/scsi/be2iscsi/ |
| D | be_cmds.c | 1619 u32 loop, post, rdy = 0; in beiscsi_check_fw_rdy() local
1623 post = beiscsi_get_post_stage(phba); in beiscsi_check_fw_rdy()
1624 if (post & POST_ERROR_BIT) in beiscsi_check_fw_rdy()
1626 if ((post & POST_STAGE_MASK) == POST_STAGE_ARMFW_RDY) { in beiscsi_check_fw_rdy()
1635 "BC_%d : FW not ready 0x%x\n", post); in beiscsi_check_fw_rdy()
1849 u32 post, status; in beiscsi_detect_tpe() local
1852 post = beiscsi_get_post_stage(phba); in beiscsi_detect_tpe()
1853 status = post & POST_STAGE_MASK; in beiscsi_detect_tpe()
1858 "BC_%d : HBA error recoverable: 0x%x\n", post); in beiscsi_detect_tpe()
1862 "BC_%d : HBA in UE: 0x%x\n", post); in beiscsi_detect_tpe()
|
| /drivers/tty/serial/8250/ |
| D | serial_cs.c | 78 int (*post)(struct pcmcia_device *); member
203 .post = quirk_post_ibm,
670 if (info->quirk && info->quirk->post) in serial_config()
671 if (info->quirk->post(link)) in serial_config()
|
| /drivers/gpu/drm/nouveau/include/nvkm/subdev/ |
| D | devinit.h | 10 bool post; member
|
| /drivers/usb/chipidea/ |
| D | usbmisc_imx.c | 107 int (*post)(struct imx_usbmisc_data *data); member
611 .post = usbmisc_imx25_post,
678 if (!usbmisc->ops->post) in imx_usbmisc_init_post()
680 return usbmisc->ops->post(data); in imx_usbmisc_init_post()
|
| /drivers/parport/ |
| D | TODO-parport | 12 b) Handle status readback automatically. IEEE1284 printers can post status
|