Home
last modified time | relevance | path

Searched refs:psa (Results 1 – 10 of 10) sorted by relevance

/drivers/staging/rtl8712/
Drtl871x_recv.c467 u8 *psa, *pda, *pbssid; in validate_recv_data_frame() local
475 psa = get_sa(ptr); in validate_recv_data_frame()
480 memcpy(pattrib->src, psa, ETH_ALEN); in validate_recv_data_frame()
485 memcpy(pattrib->ta, psa, ETH_ALEN); in validate_recv_data_frame()
495 memcpy(pattrib->ta, psa, ETH_ALEN); in validate_recv_data_frame()
/drivers/misc/cxl/
Dcontext.c196 if (ctx->master && !ctx->afu->psa) { in cxl_context_iomap()
210 if ((ctx->master && !ctx->afu->psa) || (!ctx->afu->pp_psa)) { in cxl_context_iomap()
Dof.c172 afu->psa = false; in cxl_of_read_afu_properties()
174 afu->psa = true; in cxl_of_read_afu_properties()
Dpci.c860 afu->psa = AFUD_PPPSA_PSA(val); in cxl_read_afu_descriptor()
892 if (afu->psa && afu->adapter->ps_size < in cxl_afu_descriptor_looks_ok()
Dcxl.h517 bool psa; member
/drivers/staging/rtl8188eu/core/
Drtw_recv.c1033 u8 *psa, *pda, *pbssid; in validate_recv_data_frame() local
1042 psa = get_sa(ptr); in validate_recv_data_frame()
1051 memcpy(pattrib->src, psa, ETH_ALEN); in validate_recv_data_frame()
1058 memcpy(pattrib->ta, psa, ETH_ALEN); in validate_recv_data_frame()
1068 memcpy(pattrib->ta, psa, ETH_ALEN); in validate_recv_data_frame()
/drivers/staging/rtl8723bs/core/
Drtw_recv.c1265 u8 *psa, *pda, *pbssid; in validate_recv_data_frame() local
1274 psa = get_sa(ptr); in validate_recv_data_frame()
1286 memcpy(pattrib->src, psa, ETH_ALEN); in validate_recv_data_frame()
1293 memcpy(pattrib->ta, psa, ETH_ALEN); in validate_recv_data_frame()
1305 memcpy(pattrib->ta, psa, ETH_ALEN); in validate_recv_data_frame()
/drivers/gpu/drm/amd/powerplay/hwmgr/
Dvega10_hwmgr.c4647 const struct vega10_power_state *psa; in vega10_check_states_equal() local
4654 psa = cast_const_phw_vega10_power_state(pstate1); in vega10_check_states_equal()
4657 if (psa->performance_level_count != psb->performance_level_count) { in vega10_check_states_equal()
4662 for (i = 0; i < psa->performance_level_count; i++) { in vega10_check_states_equal()
4663 …if (!vega10_are_power_levels_equal(&(psa->performance_levels[i]), &(psb->performance_levels[i]))) { in vega10_check_states_equal()
4671 …*equal = ((psa->uvd_clks.vclk == psb->uvd_clks.vclk) && (psa->uvd_clks.dclk == psb->uvd_clks.dclk)… in vega10_check_states_equal()
4672 …*equal &= ((psa->vce_clks.evclk == psb->vce_clks.evclk) && (psa->vce_clks.ecclk == psb->vce_clks.e… in vega10_check_states_equal()
4673 *equal &= (psa->sclk_threshold == psb->sclk_threshold); in vega10_check_states_equal()
Dsmu7_hwmgr.c4195 const struct smu7_power_state *psa; in smu7_check_states_equal() local
4203 psa = cast_const_phw_smu7_power_state(pstate1); in smu7_check_states_equal()
4206 if (psa->performance_level_count != psb->performance_level_count) { in smu7_check_states_equal()
4211 for (i = 0; i < psa->performance_level_count; i++) { in smu7_check_states_equal()
4212 if (!smu7_are_power_levels_equal(&(psa->performance_levels[i]), &(psb->performance_levels[i]))) { in smu7_check_states_equal()
4220 …*equal = ((psa->uvd_clks.vclk == psb->uvd_clks.vclk) && (psa->uvd_clks.dclk == psb->uvd_clks.dclk)… in smu7_check_states_equal()
4221 …*equal &= ((psa->vce_clks.evclk == psb->vce_clks.evclk) && (psa->vce_clks.ecclk == psb->vce_clks.e… in smu7_check_states_equal()
4222 *equal &= (psa->sclk_threshold == psb->sclk_threshold); in smu7_check_states_equal()
/drivers/dma/
Dimx-sdma.c282 u32 psa; member