Home
last modified time | relevance | path

Searched refs:psr_vsc (Results 1 – 2 of 2) sorted by relevance

/drivers/gpu/drm/i915/display/
Dintel_psr.c346 struct dp_sdp psr_vsc; in intel_psr_setup_vsc() local
350 memset(&psr_vsc, 0, sizeof(psr_vsc)); in intel_psr_setup_vsc()
351 psr_vsc.sdp_header.HB0 = 0; in intel_psr_setup_vsc()
352 psr_vsc.sdp_header.HB1 = 0x7; in intel_psr_setup_vsc()
354 psr_vsc.sdp_header.HB2 = 0x5; in intel_psr_setup_vsc()
355 psr_vsc.sdp_header.HB3 = 0x13; in intel_psr_setup_vsc()
357 psr_vsc.sdp_header.HB2 = 0x4; in intel_psr_setup_vsc()
358 psr_vsc.sdp_header.HB3 = 0xe; in intel_psr_setup_vsc()
362 memset(&psr_vsc, 0, sizeof(psr_vsc)); in intel_psr_setup_vsc()
363 psr_vsc.sdp_header.HB0 = 0; in intel_psr_setup_vsc()
[all …]
/drivers/gpu/drm/bridge/analogix/
Danalogix_dp_core.c992 struct dp_sdp psr_vsc; in analogix_dp_enable_psr() local
1003 memset(&psr_vsc, 0, sizeof(psr_vsc)); in analogix_dp_enable_psr()
1004 psr_vsc.sdp_header.HB0 = 0; in analogix_dp_enable_psr()
1005 psr_vsc.sdp_header.HB1 = 0x7; in analogix_dp_enable_psr()
1006 psr_vsc.sdp_header.HB2 = 0x2; in analogix_dp_enable_psr()
1007 psr_vsc.sdp_header.HB3 = 0x8; in analogix_dp_enable_psr()
1008 psr_vsc.db[0] = 0; in analogix_dp_enable_psr()
1009 psr_vsc.db[1] = EDP_VSC_PSR_STATE_ACTIVE | EDP_VSC_PSR_CRC_VALUES_VALID; in analogix_dp_enable_psr()
1011 ret = analogix_dp_send_psr_spd(dp, &psr_vsc, true); in analogix_dp_enable_psr()
1020 struct dp_sdp psr_vsc; in analogix_dp_disable_psr() local
[all …]