Home
last modified time | relevance | path

Searched refs:reg_ofs (Results 1 – 7 of 7) sorted by relevance

/drivers/staging/vt6656/
Dmac.c132 int vnt_mac_reg_bits_off(struct vnt_private *priv, u8 reg_ofs, u8 bits) in vnt_mac_reg_bits_off() argument
139 return vnt_control_out(priv, MESSAGE_TYPE_WRITE_MASK, reg_ofs, in vnt_mac_reg_bits_off()
143 int vnt_mac_reg_bits_on(struct vnt_private *priv, u8 reg_ofs, u8 bits) in vnt_mac_reg_bits_on() argument
150 return vnt_control_out(priv, MESSAGE_TYPE_WRITE_MASK, reg_ofs, in vnt_mac_reg_bits_on()
154 void vnt_mac_write_word(struct vnt_private *priv, u8 reg_ofs, u16 word) in vnt_mac_write_word() argument
161 vnt_control_out(priv, MESSAGE_TYPE_WRITE, reg_ofs, in vnt_mac_write_word()
Dmac.h363 int vnt_mac_reg_bits_off(struct vnt_private *priv, u8 reg_ofs, u8 bits);
364 int vnt_mac_reg_bits_on(struct vnt_private *priv, u8 reg_ofs, u8 bits);
365 void vnt_mac_write_word(struct vnt_private *priv, u8 reg_ofs, u16 word);
/drivers/clk/
Dclk-cdce925.c227 u8 reg_ofs = data->index * CDCE925_OFFSET_PLL; in cdce925_pll_prepare() local
233 reg_ofs + CDCE925_PLL_MUX_OUTPUTS, 0x80, 0x80); in cdce925_pll_prepare()
262 reg_ofs + CDCE925_PLL_MULDIV + i, pll[i]); in cdce925_pll_prepare()
265 reg_ofs + CDCE925_PLL_MUX_OUTPUTS, 0x80, 0x00); in cdce925_pll_prepare()
274 u8 reg_ofs = data->index * CDCE925_OFFSET_PLL; in cdce925_pll_unprepare() local
277 reg_ofs + CDCE925_PLL_MUX_OUTPUTS, 0x80, 0x80); in cdce925_pll_unprepare()
/drivers/gpu/drm/stm/
Dltdc.h17 u32 reg_ofs; /* register offset for applicable regs */ member
Dltdc.c56 #define REG_OFS (ldev->caps.reg_ofs)
1091 ldev->caps.reg_ofs = REG_OFS_NONE; in ltdc_get_caps()
1106 ldev->caps.reg_ofs = REG_OFS_4; in ltdc_get_caps()
/drivers/gpu/drm/exynos/
Dexynos_drm_dsi.c241 const unsigned int *reg_ofs; member
322 writel(val, dsi->reg_base + dsi->driver_data->reg_ofs[idx]); in exynos_dsi_write()
327 return readl(dsi->reg_base + dsi->driver_data->reg_ofs[idx]); in exynos_dsi_read()
451 .reg_ofs = exynos_reg_ofs,
463 .reg_ofs = exynos_reg_ofs,
475 .reg_ofs = exynos_reg_ofs,
485 .reg_ofs = exynos5433_reg_ofs,
496 .reg_ofs = exynos5433_reg_ofs,
/drivers/clk/mediatek/
Dclk-mt8173.c1007 u32 reg_ofs; member
1014 .reg_ofs = _reg_ofs, \
1103 base + cku->reg_ofs); in mtk_apmixedsys_init()