Home
last modified time | relevance | path

Searched refs:shared_dpll (Results 1 – 6 of 6) sorted by relevance

/drivers/gpu/drm/i915/display/
Dintel_dpll_mgr.c50 struct intel_shared_dpll_state *shared_dpll) in intel_atomic_duplicate_dpll_state() argument
58 shared_dpll[i] = pll->state; in intel_atomic_duplicate_dpll_state()
73 state->shared_dpll); in intel_atomic_get_shared_dpll_state()
76 return state->shared_dpll; in intel_atomic_get_shared_dpll_state()
141 struct intel_shared_dpll *pll = crtc_state->shared_dpll; in intel_prepare_shared_dpll()
168 struct intel_shared_dpll *pll = crtc_state->shared_dpll; in intel_enable_shared_dpll()
213 struct intel_shared_dpll *pll = crtc_state->shared_dpll; in intel_disable_shared_dpll()
255 struct intel_shared_dpll_state *shared_dpll; in intel_find_shared_dpll() local
258 shared_dpll = intel_atomic_get_shared_dpll_state(&state->base); in intel_find_shared_dpll()
264 if (shared_dpll[i].crtc_mask == 0) { in intel_find_shared_dpll()
[all …]
Dintel_display_types.h492 struct intel_shared_dpll_state shared_dpll[I915_NUM_PLLS]; member
840 struct intel_shared_dpll *shared_dpll; member
Dintel_display.c1629 assert_shared_dpll_enabled(dev_priv, crtc_state->shared_dpll); in ironlake_enable_pch_transcoder()
5242 if (crtc_state->shared_dpll == in ironlake_pch_enable()
6454 if (pipe_config->shared_dpll) in haswell_crtc_enable()
6816 if (crtc_state->shared_dpll) in get_crtc_power_domains()
8782 pipe_config->shared_dpll = NULL; in i9xx_get_pipe_config()
9959 pipe_config->shared_dpll = NULL; in ironlake_get_pipe_config()
10020 pipe_config->shared_dpll = in ironlake_get_pipe_config()
10022 pll = pipe_config->shared_dpll; in ironlake_get_pipe_config()
10084 pipe_config->shared_dpll = intel_get_shared_dpll_by_id(dev_priv, id); in cannonlake_get_ddi_pll()
10145 pipe_config->shared_dpll = intel_get_shared_dpll_by_id(dev_priv, id); in bxt_get_ddi_pll()
[all …]
Dintel_ddi.c1022 const struct intel_shared_dpll *pll = crtc_state->shared_dpll; in icl_pll_to_ddi_clk_sel()
1102 ddi_pll_sel = hsw_pll_to_ddi_pll_sel(crtc_state->shared_dpll); in hsw_fdi_link_train()
1498 pipe_config->shared_dpll); in icl_ddi_clock_get()
1614 val = hsw_pll_to_ddi_pll_sel(pipe_config->shared_dpll); in hsw_ddi_clock_get()
2789 struct intel_shared_dpll *pll = crtc_state->shared_dpll; in icl_map_plls_to_ports()
2921 const struct intel_shared_dpll *pll = crtc_state->shared_dpll; in intel_ddi_clk_select()
Dintel_lvds.c241 pipe_config->shared_dpll); in intel_pre_enable_lvds()
Dicl_dsi.c596 struct intel_shared_dpll *pll = crtc_state->shared_dpll; in gen11_dsi_map_pll()