Home
last modified time | relevance | path

Searched refs:sst_dsp_shim_write (Results 1 – 6 of 6) sorted by relevance

/sound/soc/intel/skylake/
Dskl-sst-cldma.c68 sst_dsp_shim_write(ctx, SKL_ADSP_REG_CL_SD_BDLPL, CL_SD_BDLPLBA(0)); in skl_cldma_stream_clear()
69 sst_dsp_shim_write(ctx, SKL_ADSP_REG_CL_SD_BDLPU, 0); in skl_cldma_stream_clear()
71 sst_dsp_shim_write(ctx, SKL_ADSP_REG_CL_SD_CBL, 0); in skl_cldma_stream_clear()
72 sst_dsp_shim_write(ctx, SKL_ADSP_REG_CL_SD_LVI, 0); in skl_cldma_stream_clear()
111 sst_dsp_shim_write(ctx, SKL_ADSP_REG_CL_SD_BDLPL, in skl_cldma_setup_controller()
113 sst_dsp_shim_write(ctx, SKL_ADSP_REG_CL_SD_BDLPU, in skl_cldma_setup_controller()
116 sst_dsp_shim_write(ctx, SKL_ADSP_REG_CL_SD_CBL, max_size); in skl_cldma_setup_controller()
117 sst_dsp_shim_write(ctx, SKL_ADSP_REG_CL_SD_LVI, count - 1); in skl_cldma_setup_controller()
Dcnl-sst.c61 sst_dsp_shim_write(ctx, CNL_ADSP_REG_HIPCIDR, in cnl_prepare_fw()
Dbxt-sst.c121 sst_dsp_shim_write(ctx, SKL_ADSP_REG_HIPCI, SKL_ADSP_REG_HIPCI_BUSY | in sst_bxt_prepare_fw()
/sound/soc/intel/haswell/
Dsst-haswell-dsp.c388 sst_dsp_shim_write(sst, SST_IPCX, 0x0); in hsw_set_dsp_D0()
389 sst_dsp_shim_write(sst, SST_IPCD, 0x0); in hsw_set_dsp_D0()
390 sst_dsp_shim_write(sst, 0x80, 0x6); in hsw_set_dsp_D0()
391 sst_dsp_shim_write(sst, 0xe0, 0x300a); in hsw_set_dsp_D0()
/sound/soc/intel/common/
Dsst-dsp.c83 void sst_dsp_shim_write(struct sst_dsp *sst, u32 offset, u32 value) in sst_dsp_shim_write() function
91 EXPORT_SYMBOL_GPL(sst_dsp_shim_write);
Dsst-dsp.h218 void sst_dsp_shim_write(struct sst_dsp *sst, u32 offset, u32 value);