Home
last modified time | relevance | path

Searched +full:spi +full:- +full:cpha (Results 1 – 25 of 41) sorted by relevance

12

/Documentation/devicetree/bindings/iio/resolver/
Dad2s90.txt1 Analog Devices AD2S90 Resolver-to-Digital Converter
6 - compatible: should be "adi,ad2s90"
7 - reg: SPI chip select number for the device
8 - spi-max-frequency: set maximum clock frequency, must be 830000
9 - spi-cpol and spi-cpha:
10 Either SPI mode (0,0) or (1,1) must be used, so specify none or both of
11 spi-cpha, spi-cpol.
14 Documentation/devicetree/bindings/spi/spi-bus.txt
20 implemented in the spi code, to satisfy it, SCLK's period should be at most
21 2 * 600ns, so the max frequency should be 1 / (2 * 6e-7), which gives
[all …]
/Documentation/devicetree/bindings/iio/adc/
Dti-adc084s021.txt4 - compatible : Must be "ti,adc084s021"
5 - reg : SPI chip select number for the device
6 - vref-supply : The regulator supply for ADC reference voltage
7 - spi-cpol : Per spi-bus bindings
8 - spi-cpha : Per spi-bus bindings
9 - spi-max-frequency : Per spi-bus bindings
15 vref-supply = <&adc_vref>;
16 spi-cpol;
17 spi-cpha;
18 spi-max-frequency = <16000000>;
Dti-ads124s08.txt4 - compatible :
7 - reg : spi chip select number for the device
10 - spi-max-frequency : Definition as per
11 Documentation/devicetree/bindings/spi/spi-bus.txt
12 - spi-cpha : Definition as per
13 Documentation/devicetree/bindings/spi/spi-bus.txt
16 - reset-gpios : GPIO pin used to reset the device.
22 spi-max-frequency = <1000000>;
23 spi-cpha;
24 reset-gpios = <&gpio1 16 GPIO_ACTIVE_LOW>;
Dmcp320x.txt3 The node for this driver must be a child node of a SPI controller, hence
6 Documentation/devicetree/bindings/spi/spi-bus.txt
11 - compatible: Must be one of the following, depending on the
32 "microchip,mcp3550-50"
33 "microchip,mcp3550-60"
40 - spi-cpha, spi-cpol (boolean):
41 Either SPI mode (0,0) or (1,1) must be used, so specify
42 none or both of spi-cpha, spi-cpol. The MCP3550/1/3
44 4 bytes need to be read from the ADC, but not all SPI
47 - vref-supply: Phandle to the external reference voltage supply.
[all …]
Dadi,ad7192.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Michael Hennerich <michael.hennerich@analog.com>
16 https://www.analog.com/media/en/technical-documentation/data-sheets/AD7192.pdf
21 - adi,ad7190
22 - adi,ad7192
23 - adi,ad7193
24 - adi,ad7195
29 spi-cpol: true
[all …]
Dadi,ad7606.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Beniamin Bia <beniamin.bia@analog.com>
11 - Stefan Popa <stefan.popa@analog.com>
15 https://www.analog.com/media/en/technical-documentation/data-sheets/ad7606_7606-6_7606-4.pdf
16 https://www.analog.com/media/en/technical-documentation/data-sheets/AD7606B.pdf
17 https://www.analog.com/media/en/technical-documentation/data-sheets/AD7616.pdf
22 - adi,ad7605-4
23 - adi,ad7606-8
[all …]
/Documentation/devicetree/bindings/mtd/
Dnxp-spifi.txt1 * NXP SPI Flash Interface (SPIFI)
3 NXP SPIFI is a specialized SPI interface for serial Flash devices.
4 It supports one Flash device with 1-, 2- and 4-bits width in SPI
10 - compatible : Should be "nxp,lpc1773-spifi"
11 - reg : the first contains the register location and length,
13 - reg-names: Should contain the reg names "spifi" and "flash"
14 - interrupts : Should contain the interrupt for the device
15 - clocks : The clocks needed by the SPIFI controller
16 - clock-names : Should contain the clock names "spifi" and "reg"
19 - resets : phandle + reset specifier
[all …]
/Documentation/devicetree/bindings/iio/temperature/
Dmax31856.txt6 - thermocouple-type: Type of thermocouple (THERMOCOUPLE_TYPE_K if
10 - compatible: must be "maxim,max31856"
11 - reg: SPI chip select number for the device
12 - spi-max-frequency: As per datasheet max. supported freq is 5000000
13 - spi-cpha: must be defined for max31856 to enable SPI mode 1
15 Refer to spi/spi-bus.txt for generic SPI slave bindings.
18 temp-sensor@0 {
21 spi-max-frequency = <5000000>;
22 spi-cpha;
23 thermocouple-type = <THERMOCOUPLE_TYPE_K>;
Dmaxim_thermocouple.txt8 - compatible: must be "maxim,max31855" or "maxim,max6675"
9 - reg: SPI chip select number for the device
10 - spi-max-frequency: must be 4300000
11 - spi-cpha: must be defined for max6675 to enable SPI mode 1
13 Refer to spi/spi-bus.txt for generic SPI slave bindings.
20 spi-max-frequency = <4300000>;
/Documentation/devicetree/bindings/rtc/
Depson,rx6110.txt4 The Epson RX6110 can be used with SPI or I2C busses. The kind of
8 --------
11 - compatible: should be: "epson,rx6110"
12 - reg : the I2C address of the device for I2C
21 SPI mode
22 --------
25 - compatible: should be: "epson,rx6110"
26 - reg: chip select number
27 - spi-cs-high: RX6110 needs chipselect high
28 - spi-cpha: RX6110 works with SPI shifted clock phase
[all …]
/Documentation/devicetree/bindings/iio/dac/
Dti-dac082s085.txt1 Texas Instruments 8/10/12-bit 2/4-channel DAC driver
4 - compatible: Must be one of:
11 - reg: Chip select number.
12 - spi-cpha, spi-cpol: SPI mode (0,1) or (1,0) must be used, so specify
13 either spi-cpha or spi-cpol (but not both).
14 - vref-supply: Phandle to the external reference voltage supply.
16 For other required and optional properties of SPI slave nodes please refer to
17 ../../spi/spi-bus.txt.
20 vref_2v5_reg: regulator-vref {
21 compatible = "regulator-fixed";
[all …]
Dad5758.txt4 - compatible: Must be "adi,ad5758"
5 - reg: SPI chip select number for the device
6 - spi-max-frequency: Max SPI frequency to use (< 50000000)
7 - spi-cpha: is the only mode that is supported
11 - adi,dc-dc-mode: Mode of operation of the dc-to-dc converter
19 In this mode, the VDPC+ voltage is user-programmable to
36 - adi,range-microvolt: Voltage output range
40 * <(-5000000) 5000000>: ±5 V voltage range
41 * <(-10000000) 10000000>: ±10 V voltage range
42 - adi,range-microamp: Current output range
[all …]
/Documentation/devicetree/bindings/iio/proximity/
Das3935.txt4 - compatible: must be "ams,as3935"
5 - reg: SPI chip select number for the device
6 - spi-max-frequency: specifies maximum SPI clock frequency
7 - spi-cpha: SPI Mode 1. Refer to spi/spi-bus.txt for generic SPI
9 - interrupts : the sole interrupt generated by the device
11 Refer to interrupt-controller/interrupts.txt for generic
15 - ams,tuning-capacitor-pf: Calibration tuning capacitor stepping
16 value 0 - 120pF. This will require using the calibration data from
18 - ams,nflwdth: Set the noise and watchdog threshold register on
28 spi-max-frequency = <400000>;
[all …]
/Documentation/devicetree/bindings/net/
Dqca,qca7000.txt3 The QCA7000 is a serial-to-powerline bridge with a host interface which could
4 be configured either as SPI or UART slave. This configuration is done by
7 (a) Ethernet over SPI
9 In order to use the QCA7000 as SPI device it must be defined as a child of a
10 SPI master in the device tree.
13 - compatible : Should be "qca,qca7000"
14 - reg : Should specify the SPI chip select
15 - interrupts : The first cell should specify the index of the source
18 - spi-cpha : Must be set
19 - spi-cpol : Must be set
[all …]
/Documentation/devicetree/bindings/bus/
Dmoxtet.txt1 Turris Mox module status and configuration bus (over SPI)
4 - compatible : Should be "cznic,moxtet"
5 - #address-cells : Has to be 1
6 - #size-cells : Has to be 0
7 - spi-cpol : Required inverted clock polarity
8 - spi-cpha : Required shifted clock phase
9 - interrupts : Must contain reference to the shared interrupt line
10 - interrupt-controller : Required
11 - #interrupt-cells : Has to be 1
13 For other required and optional properties of SPI slave nodes please refer to
[all …]
/Documentation/devicetree/bindings/eeprom/
Dat25.txt1 EEPROMs (SPI) compatible with Atmel at25.
4 - compatible : Should be "<vendor>,<type>", and generic value "atmel,at25".
11 - reg : chip select number
12 - spi-max-frequency : max spi frequency to use
13 - pagesize : size of the eeprom page
14 - size : total eeprom size in bytes
15 - address-width : number of address bits (one of 8, 9, 16, or 24).
20 - spi-cpha : SPI shifted clock phase, as per spi-bus bindings.
21 - spi-cpol : SPI inverse clock polarity, as per spi-bus bindings.
22 - read-only : this parameter-less property disables writes to the eeprom
[all …]
/Documentation/devicetree/bindings/spi/
Dqcom,spi-qup.txt1 Qualcomm Universal Peripheral (QUP) Serial Peripheral Interface (SPI)
4 and an input FIFO) for serial peripheral interface (SPI) mini-core.
6 SPI in master mode supports up to 50MHz, up to four chip selects, programmable
10 - compatible: Should contain:
11 "qcom,spi-qup-v1.1.1" for 8660, 8960 and 8064.
12 "qcom,spi-qup-v2.1.1" for 8974 and later
13 "qcom,spi-qup-v2.2.1" for 8974 v2 and later.
15 - reg: Should contain base register location and length
16 - interrupts: Interrupt number used by this controller
18 - clocks: Should contain the core clock and the AHB clock.
[all …]
Dspi-octeon.txt1 Cavium, Inc. OCTEON SOC SPI master controller.
4 - compatible : "cavium,octeon-3010-spi"
5 - reg : The register base for the controller.
6 - interrupts : One interrupt, used by the controller.
7 - #address-cells : <1>, as required by generic SPI binding.
8 - #size-cells : <0>, also as required by generic SPI binding.
10 Child nodes as per the generic SPI binding.
14 spi@1070000001000 {
15 compatible = "cavium,octeon-3010-spi";
18 #address-cells = <1>;
[all …]
/Documentation/devicetree/bindings/iio/imu/
Dadi,adis16460.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Dragos Bogdan <dragos.bogdan@analog.com>
14 https://www.analog.com/media/en/technical-documentation/data-sheets/ADIS16460.pdf
19 - adi,adis16460
24 spi-cpha: true
26 spi-cpol: true
32 - compatible
33 - reg
[all …]
Dadi,adis16480.txt6 - compatible: Must be one of
11 * "adi,adis16495-1"
12 * "adi,adis16495-2"
13 * "adi,adis16495-3"
14 * "adi,adis16497-1"
15 * "adi,adis16497-2"
16 * "adi,adis16497-3"
17 - reg: SPI chip select number for the device
18 - spi-max-frequency: Max SPI frequency to use
19 see: Documentation/devicetree/bindings/spi/spi-bus.txt
[all …]
/Documentation/devicetree/bindings/iio/accel/
Dadi,adxl345.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Analog Devices ADXL345/ADXL375 3-Axis Digital Accelerometers
10 - Michael Hennerich <michael.hennerich@analog.com>
13 Analog Devices ADXL345/ADXL375 3-Axis Digital Accelerometers that supports
14 both I2C & SPI interfaces.
16 http://www.analog.com/en/products/sensors-mems/accelerometers/adxl375.html
21 - adi,adxl345
22 - adi,adxl375
[all …]
/Documentation/devicetree/bindings/net/dsa/
Dksz.txt6 - compatible: For external switch chips, compatible string must be exactly one
8 - "microchip,ksz8765"
9 - "microchip,ksz8794"
10 - "microchip,ksz8795"
11 - "microchip,ksz9477"
12 - "microchip,ksz9897"
13 - "microchip,ksz9896"
14 - "microchip,ksz9567"
15 - "microchip,ksz8565"
16 - "microchip,ksz9893"
[all …]
/Documentation/devicetree/bindings/misc/
Dolpc,xo1.75-ec.txt1 OLPC XO-1.75 Embedded Controller
4 - compatible: Should be "olpc,xo1.75-ec".
5 - cmd-gpios: gpio specifier of the CMD pin
7 The embedded controller requires the SPI controller driver to signal readiness
9 strobing the ACK pin with the ready signal. See the "ready-gpios" property of the
11 <Documentation/devicetree/bindings/spi/spi-pxa2xx.txt>.
15 spi-slave;
16 ready-gpios = <&gpio 125 GPIO_ACTIVE_HIGH>;
19 compatible = "olpc,xo1.75-ec";
20 spi-cpha;
[all …]
/Documentation/devicetree/bindings/display/panel/
Dsitronix,st7789v.txt1 Sitronix ST7789V RGB panel with SPI control bus
4 - compatible: "sitronix,st7789v"
5 - reg: Chip select of the panel on the SPI bus
6 - reset-gpios: a GPIO phandle for the reset pin
7 - power-supply: phandle of the regulator that provides the supply voltage
10 - backlight: phandle to the backlight used
12 The generic bindings for the SPI slaves documented in [1] also applies
18 [1]: Documentation/devicetree/bindings/spi/spi-bus.txt
26 reset-gpios = <&pio 6 11 GPIO_ACTIVE_LOW>;
28 spi-max-frequency = <100000>;
[all …]
/Documentation/devicetree/bindings/net/wireless/
Dti,wl1251.txt3 The wl1251 chip can be connected via SPI or via SDIO. This
4 document describes the binding for the SPI connected chip.
7 - compatible : Should be "ti,wl1251"
8 - reg : Chip select address of device
9 - spi-max-frequency : Maximum SPI clocking speed of device in Hz
10 - interrupts : Should contain interrupt line
11 - vio-supply : phandle to regulator providing VIO
12 - ti,power-gpio : GPIO connected to chip's PMEN pin
15 - ti,wl1251-has-eeprom : boolean, the wl1251 has an eeprom connected, which
17 - Please consult Documentation/devicetree/bindings/spi/spi-bus.txt
[all …]

12