/arch/mips/pci/ |
D | fixup-sni.c | 25 #define INTB PCIMT_IRQ_INTB macro 48 { INTB, INTB, INTB, INTB, INTB }, /* VGA */ 50 { 0, INTB, INTC, INTD, INTA }, /* Slot 2 */ 51 { 0, INTC, INTD, INTA, INTB }, /* Slot 3 */ 52 { 0, INTD, INTA, INTB, INTC }, /* Slot 4 */ 64 { 0, INTC, INTD, INTA, INTB }, /* Slot 1 */ 65 { INTB, INTB, INTB, INTB, INTB }, /* VGA */ 67 { 0, INTB, INTC, INTD, INTA }, /* Slot 2 */ 68 { 0, INTC, INTD, INTA, INTB }, /* Slot 3 */ 69 { 0, INTD, INTA, INTB, INTC }, /* Slot 4 */ [all …]
|
D | fixup-ip32.c | 22 #define INTB MACEPCI_SHARED0_IRQ macro 30 {0, INTA0, INTB, INTC, INTD}, 31 {0, INTA1, INTC, INTD, INTB}, 32 {0, INTA2, INTD, INTB, INTC},
|
D | fixup-capcella.c | 18 #define INTB PC104PLUS_INTB_IRQ macro 25 [14] = { -1, INTA, INTB, INTC, INTD }
|
/arch/arm/mach-ixp4xx/ |
D | vulcan-pci.c | 24 #define INTB 3 macro 40 irq_set_irq_type(IXP4XX_GPIO_IRQ(INTB), IRQ_TYPE_LEVEL_LOW); in vulcan_pci_preinit() 50 return IXP4XX_GPIO_IRQ(INTB); in vulcan_map_irq()
|
D | nslu2-pci.c | 27 #define INTB 10 macro 34 irq_set_irq_type(IXP4XX_GPIO_IRQ(INTB), IRQ_TYPE_LEVEL_LOW); in nslu2_pci_preinit() 43 IXP4XX_GPIO_IRQ(INTB), in nslu2_map_irq()
|
D | gtwx5715-pci.c | 24 #define INTB 11 macro 35 irq_set_irq_type(IXP4XX_GPIO_IRQ(INTB), IRQ_TYPE_LEVEL_LOW); in gtwx5715_pci_preinit() 49 rc = IXP4XX_GPIO_IRQ(INTB); in gtwx5715_map_irq()
|
D | miccpt-pci.c | 31 #define INTB 2 macro 39 irq_set_irq_type(IXP4XX_GPIO_IRQ(INTB), IRQ_TYPE_LEVEL_LOW); in miccpt_pci_preinit() 49 IXP4XX_GPIO_IRQ(INTB), in miccpt_map_irq()
|
D | avila-pci.c | 34 #define INTB 10 macro 41 irq_set_irq_type(IXP4XX_GPIO_IRQ(INTB), IRQ_TYPE_LEVEL_LOW); in avila_pci_preinit() 51 IXP4XX_GPIO_IRQ(INTB), in avila_map_irq()
|
D | ixdp425-pci.c | 30 #define INTB 10 macro 38 irq_set_irq_type(IXP4XX_GPIO_IRQ(INTB), IRQ_TYPE_LEVEL_LOW); in ixdp425_pci_preinit() 48 IXP4XX_GPIO_IRQ(INTB), in ixdp425_map_irq()
|
D | fsg-pci.c | 28 #define INTB 7 macro 34 irq_set_irq_type(IXP4XX_GPIO_IRQ(INTB), IRQ_TYPE_LEVEL_LOW); in fsg_pci_preinit() 43 IXP4XX_GPIO_IRQ(INTB), in fsg_map_irq()
|
D | nas100d-pci.c | 27 #define INTB 10 macro 35 irq_set_irq_type(IXP4XX_GPIO_IRQ(INTB), IRQ_TYPE_LEVEL_LOW); in nas100d_pci_preinit() 46 { IXP4XX_GPIO_IRQ(INTB), -1, -1 }, in nas100d_map_irq()
|
D | dsmg600-pci.c | 28 #define INTB 10 macro 37 irq_set_irq_type(IXP4XX_GPIO_IRQ(INTB), IRQ_TYPE_LEVEL_LOW); in dsmg600_pci_preinit() 50 { IXP4XX_GPIO_IRQ(INTB), IXP4XX_GPIO_IRQ(INTC), in dsmg600_map_irq()
|
/arch/arm/mach-iop32x/ |
D | glantank.c | 70 #define INTB IRQ_IOP32X_XINT1 macro 84 {INTB, INTB, INTB, INTB}, /* IDE (AEC6280R) */ in glantank_pci_map_irq()
|
D | em7210.c | 75 #define INTB IRQ_IOP32X_XINT1 macro 87 {INTB, INTB, INTB, INTB}, /* console / uart */ in em7210_pci_map_irq()
|
/arch/powerpc/boot/dts/ |
D | holly.dts | 157 | The INTA, INTB, INTC, INTD are shared.
|
D | katmai.dts | 308 * INTB: J3: 1-2
|
/arch/arm64/boot/dts/socionext/ |
D | uniphier-pxs3.dtsi | 763 <0 0 0 2 &pcie_intc 1>, /* INTB */
|
D | uniphier-ld20.dtsi | 905 <0 0 0 2 &pcie_intc 1>, /* INTB */
|