/arch/m68k/coldfire/ |
D | m5441x.c | 20 DEFINE_CLK(0, "flexbus", 2, MCF_CLK); 21 DEFINE_CLK(0, "mcfcan.0", 8, MCF_CLK); 22 DEFINE_CLK(0, "mcfcan.1", 9, MCF_CLK); 23 DEFINE_CLK(0, "imx1-i2c.1", 14, MCF_CLK); 24 DEFINE_CLK(0, "mcfdspi.1", 15, MCF_CLK); 25 DEFINE_CLK(0, "edma", 17, MCF_CLK); 26 DEFINE_CLK(0, "intc.0", 18, MCF_CLK); 27 DEFINE_CLK(0, "intc.1", 19, MCF_CLK); 28 DEFINE_CLK(0, "intc.2", 20, MCF_CLK); 29 DEFINE_CLK(0, "imx1-i2c.0", 22, MCF_CLK); [all …]
|
D | m520x.c | 27 DEFINE_CLK(0, "flexbus", 2, MCF_CLK); 28 DEFINE_CLK(0, "fec.0", 12, MCF_CLK); 29 DEFINE_CLK(0, "edma", 17, MCF_CLK); 30 DEFINE_CLK(0, "intc.0", 18, MCF_CLK); 31 DEFINE_CLK(0, "iack.0", 21, MCF_CLK); 32 DEFINE_CLK(0, "imx1-i2c.0", 22, MCF_CLK); 33 DEFINE_CLK(0, "mcfqspi.0", 23, MCF_CLK); 37 DEFINE_CLK(0, "mcftmr.0", 28, MCF_CLK); 38 DEFINE_CLK(0, "mcftmr.1", 29, MCF_CLK); 39 DEFINE_CLK(0, "mcftmr.2", 30, MCF_CLK); [all …]
|
D | m53xx.c | 30 DEFINE_CLK(0, "flexbus", 2, MCF_CLK); 31 DEFINE_CLK(0, "mcfcan.0", 8, MCF_CLK); 32 DEFINE_CLK(0, "fec.0", 12, MCF_CLK); 33 DEFINE_CLK(0, "edma", 17, MCF_CLK); 34 DEFINE_CLK(0, "intc.0", 18, MCF_CLK); 35 DEFINE_CLK(0, "intc.1", 19, MCF_CLK); 36 DEFINE_CLK(0, "iack.0", 21, MCF_CLK); 37 DEFINE_CLK(0, "imx1-i2c.0", 22, MCF_CLK); 38 DEFINE_CLK(0, "mcfqspi.0", 23, MCF_CLK); 42 DEFINE_CLK(0, "mcftmr.0", 28, MCF_CLK); [all …]
|
D | m523x.c | 27 DEFINE_CLK(pll, "pll.0", MCF_CLK); 29 DEFINE_CLK(mcfpit0, "mcfpit.0", MCF_CLK); 30 DEFINE_CLK(mcfpit1, "mcfpit.1", MCF_CLK); 31 DEFINE_CLK(mcfpit2, "mcfpit.2", MCF_CLK); 32 DEFINE_CLK(mcfpit3, "mcfpit.3", MCF_CLK);
|
D | m528x.c | 29 DEFINE_CLK(pll, "pll.0", MCF_CLK); 31 DEFINE_CLK(mcfpit0, "mcfpit.0", MCF_CLK); 32 DEFINE_CLK(mcfpit1, "mcfpit.1", MCF_CLK); 33 DEFINE_CLK(mcfpit2, "mcfpit.2", MCF_CLK); 34 DEFINE_CLK(mcfpit3, "mcfpit.3", MCF_CLK);
|
D | m527x.c | 28 DEFINE_CLK(pll, "pll.0", MCF_CLK); 30 DEFINE_CLK(mcfpit0, "mcfpit.0", MCF_CLK); 31 DEFINE_CLK(mcfpit1, "mcfpit.1", MCF_CLK); 32 DEFINE_CLK(mcfpit2, "mcfpit.2", MCF_CLK); 33 DEFINE_CLK(mcfpit3, "mcfpit.3", MCF_CLK);
|
D | m5407.c | 24 DEFINE_CLK(pll, "pll.0", MCF_CLK);
|
D | m5206.c | 24 DEFINE_CLK(pll, "pll.0", MCF_CLK);
|
D | m5307.c | 33 DEFINE_CLK(pll, "pll.0", MCF_CLK);
|
D | dma_timer.c | 30 #define DMA_FREQ ((MCF_CLK / 2) / 16)
|
D | m54xx.c | 33 DEFINE_CLK(pll, "pll.0", MCF_CLK);
|
D | m525x.c | 24 DEFINE_CLK(pll, "pll.0", MCF_CLK);
|
D | m5272.c | 35 DEFINE_CLK(pll, "pll.0", MCF_CLK);
|
D | m5249.c | 24 DEFINE_CLK(pll, "pll.0", MCF_CLK);
|
D | pit.c | 34 #define FREQ ((MCF_CLK / 2) / 64)
|
/arch/m68k/include/asm/ |
D | coldfire.h | 24 #define MCF_CLK CONFIG_CLOCK_FREQ macro
|
D | timex.h | 16 #define CLOCK_TICK_RATE MCF_CLK
|
D | m54xxsim.h | 11 #define MCF_BUSCLK (MCF_CLK / 2)
|
D | m5407sim.h | 20 #define MCF_BUSCLK (MCF_CLK / 2)
|
D | m5272sim.h | 18 #define MCF_BUSCLK MCF_CLK
|
D | m520xsim.h | 17 #define MCF_BUSCLK (MCF_CLK / 2)
|
D | m5206sim.h | 18 #define MCF_BUSCLK MCF_CLK
|
D | m5307sim.h | 20 #define MCF_BUSCLK (MCF_CLK / 2)
|
D | m523xsim.h | 17 #define MCF_BUSCLK (MCF_CLK / 2)
|
D | m5441xsim.h | 13 #define MCF_BUSCLK (MCF_CLK / 2)
|