Home
last modified time | relevance | path

Searched refs:PSW_SM_I (Results 1 – 8 of 8) sorted by relevance

/arch/parisc/include/asm/
Dpsw.h16 #define PSW_SM_I PSW_I /* Enable External Interrupts */ macro
23 #define PSW_SM_QUIET PSW_SM_R+PSW_SM_Q+PSW_SM_P+PSW_SM_D+PSW_SM_I
Dspinlock.h26 if (flags & PSW_SM_I) { in arch_spin_lock_flags()
Dassembly.h490 rsm PSW_SM_I,%r0
/arch/parisc/kernel/
Dsyscall.S135 rsm PSW_SM_I, %r0 /* disable interrupts */
152 ssm PSW_SM_I, %r0 /* enable interrupts */
606 rsm PSW_SM_I, %r0 /* Disable interrupts */
612 ssm PSW_SM_I, %r0
649 ssm PSW_SM_I, %r0
661 ssm PSW_SM_I, %r0
773 rsm PSW_SM_I, %r0 /* Disable interrupts */
779 ssm PSW_SM_I, %r0
860 ssm PSW_SM_I, %r0
869 ssm PSW_SM_I, %r0
Dreal2.S161 rsm PSW_SM_I,%r0
198 rsm PSW_SM_I,%r0
Drelocate_kernel.S37 rsm PSW_SM_I, %r0
Dpacache.S43 rsm PSW_SM_I, %r19 /* save I-bit state */
155 rsm PSW_SM_I, %r0
199 rsm PSW_SM_I, %r22 /* No mmgt ops during loop*/
260 rsm PSW_SM_I, %r22 /* No mmgt ops during loop*/
1278 rsm PSW_SM_I, %r0
1334 rsm PSW_SM_I, %r0 /* prep to load iia queue */
Dentry.S59 rsm PSW_SM_I, %r0 /* barrier for "Relied upon Translation */
908 ssm PSW_SM_I, %r0
963 ssm PSW_SM_I, %r0
986 rsm PSW_SM_I, %r0 /* disable interrupts */
996 bb,<,n %r20, 31 - PSW_SM_I, intr_restore
1870 rsm PSW_SM_I, %r0
1874 ssm PSW_SM_I, %r0