/arch/arc/lib/ |
D | memcpy-archs-unaligned.S | 13 # define STOREX(SRC,RX) std.ab SRC, [RX, 8] argument 18 # define STOREX(SRC,RX) st.ab SRC, [RX, 4] argument
|
D | memcpy-archs.S | 26 # define STOREX(SRC,RX) std.ab SRC, [RX, 8] argument 31 # define STOREX(SRC,RX) st.ab SRC, [RX, 4] argument
|
/arch/x86/crypto/ |
D | aegis128-aesni-asm.S | 24 #define SRC %rdx macro 84 add SRC, %r8 94 add SRC, %r8 105 add SRC, %r8 119 add SRC, %r8 248 mov SRC, %r8 254 movdqa 0x00(SRC), MSG 261 movdqa 0x10(SRC), MSG 268 movdqa 0x20(SRC), MSG 275 movdqa 0x30(SRC), MSG [all …]
|
/arch/sh/lib/ |
D | checksum.S | 191 #define SRC(...) \ macro 204 ! r4: const char *SRC 246 SRC( mov.b @r4+,r1 ) 247 SRC( mov.b @r4+,r0 ) 279 SRC( mov.w @r4+,r0 ) 295 SRC( mov.l @r4+,r0 ) 296 SRC( mov.l @r4+,r1 ) 302 SRC( mov.l @r4+,r0 ) 303 SRC( mov.l @r4+,r1 ) 309 SRC( mov.l @r4+,r0 ) [all …]
|
D | memcpy-sh4.S | 165 ! r4 --> [ ... ] DST [ ... ] SRC
|
/arch/x86/lib/ |
D | checksum_32.S | 270 #define SRC(y...) \ macro 299 SRC(1: movw (%esi), %bx ) 310 SRC(1: movl (%esi), %ebx ) 311 SRC( movl 4(%esi), %edx ) 317 SRC( movl 8(%esi), %ebx ) 318 SRC( movl 12(%esi), %edx ) 324 SRC( movl 16(%esi), %ebx ) 325 SRC( movl 20(%esi), %edx ) 331 SRC( movl 24(%esi), %ebx ) 332 SRC( movl 28(%esi), %edx ) [all …]
|
/arch/sh/kernel/cpu/sh2a/ |
D | setup-sh7203.c | 37 SRC, IEBI, enumerator 124 INTC_IRQ(SRC, 244), INTC_IRQ(SRC, 245), 125 INTC_IRQ(SRC, 246), 160 { 0xfffe0c16, 0, 16, 4, /* IPR17 */ { RCAN1, SRC, IEBI, 0 } },
|
/arch/sh/kernel/cpu/sh4a/ |
D | setup-sh7770.c | 353 TMU, DMAC, I2S, SRC, GFX3D, SPI, SCIF, BBDMAC, enumerator 410 INTC_GROUP(SRC, SRC_RX, SRC_TX, SRC_SPDIF), 423 GPS, CAN, ATAPI, USB, YUV, REMOTE, VIDEO_IN, DU, SRC, I2S, 430 { 0xffe00008, 0, 32, 8, /* INT2PRI2 */ { DMAC, I2S, SRC, DU } },
|
/arch/x86/net/ |
D | bpf_jit_comp.c | 62 #define EMIT_mov(DST, SRC) \ argument 64 if (DST != SRC) \ 65 EMIT3(add_2mod(0x48, DST, SRC), 0x89, add_2reg(0xC0, DST, SRC)); \
|
/arch/sparc/net/ |
D | bpf_jit_comp_32.c | 215 #define emit_stmem(OFF, SRC) \ argument 216 do { *prog++ = ST32I | RS1(SP) | S13(BIAS - (OFF)) | RD(SRC); \
|
/arch/m68k/ifpsp060/src/ |
D | fpsp.S | 9598 fintrz.x SRC(%a0),%fp0 # calc int of src 12010 fmovm.x SRC(%a0),&0x80 # return INF result in fp0 12332 fmov.x SRC(%a0),%fp0 # do fmove in 13346 fintrz.x SRC(%a0),%fp0 # execute fintrz 13401 fmovm.x SRC(%a0),&0x80 # return result in fp0 13722 fabs.x SRC(%a0),%fp0 # force absolute value 13770 fcmp.x %fp0,SRC(%a0) # do compare 15034 fmovm.x SRC(%a0),&0x80 # return src INF 15483 fmovm.x SRC(%a0),&0x80 # return src INF 15832 fmovm.x SRC(%a0),&0x80 # return +INF in fp0 [all …]
|
D | fplsp.S | 390 set SRC, 0 # offsets within an
|
/arch/sparc/lib/ |
D | M7memcpy.S | 890 add %o1, 4, %o1 ! advance SRC by 4
|