| /arch/x86/kernel/apic/ |
| D | apic.c | 276 apic_write(APIC_ICR2, SET_APIC_DEST_FIELD(id)); in native_apic_icr_write()
277 apic_write(APIC_ICR, low); in native_apic_icr_write()
347 apic_write(APIC_LVTT, lvtt_value); in __setup_APIC_LVTT()
363 apic_write(APIC_TDCR, in __setup_APIC_LVTT()
368 apic_write(APIC_TMICT, clocks / APIC_DIVISOR); in __setup_APIC_LVTT()
454 apic_write(reg, new); in setup_APIC_eilvt()
466 apic_write(APIC_TMICT, delta); in lapic_next_event()
493 apic_write(APIC_LVTT, v); in lapic_timer_shutdown()
494 apic_write(APIC_TMICT, 0); in lapic_timer_shutdown()
1186 apic_write(APIC_LVTERR, v | APIC_LVT_MASKED); in clear_local_APIC()
[all …]
|
| D | probe_32.c | 46 apic_write(APIC_DFR, APIC_DFR_VALUE); in default_init_apic_ldr()
49 apic_write(APIC_LDR, val); in default_init_apic_ldr()
|
| D | apic_flat_64.c | 45 apic_write(APIC_DFR, APIC_DFR_FLAT); in flat_init_apic_ldr()
48 apic_write(APIC_LDR, val); in flat_init_apic_ldr()
|
| D | x2apic_phys.c | 155 apic_write(APIC_SELF_IPI, vector); in x2apic_send_IPI_self()
|
| D | apic_numachip.c | 157 apic_write(APIC_SELF_IPI, vector); in numachip_send_IPI_self()
|
| D | io_apic.c | 2013 apic_write(APIC_LVT0, v | APIC_LVT_MASKED); in mask_lapic_irq()
2021 apic_write(APIC_LVT0, v & ~APIC_LVT_MASKED); in unmask_lapic_irq()
2167 apic_write(APIC_LVT0, APIC_LVT_MASKED | APIC_DM_EXTINT); in check_timer()
2253 apic_write(APIC_LVT0, APIC_DM_FIXED | cfg->vector); /* Fixed mode */ in check_timer()
2262 apic_write(APIC_LVT0, APIC_LVT_MASKED | APIC_DM_FIXED | cfg->vector); in check_timer()
2270 apic_write(APIC_LVT0, APIC_DM_EXTINT); in check_timer()
|
| D | vector.c | 1138 apic_write(APIC_ESR, 0); in print_local_APIC()
|
| D | x2apic_uv_x.c | 634 apic_write(APIC_SELF_IPI, vector); in uv_send_IPI_self()
|
| /arch/x86/kernel/cpu/mce/ |
| D | therm_throt.c | 456 apic_write(APIC_LVTTHMR, lvtthmr_init); in intel_init_thermal()
477 apic_write(APIC_LVTTHMR, h); in intel_init_thermal()
517 apic_write(APIC_LVTTHMR, l & ~APIC_LVT_MASKED); in intel_init_thermal()
|
| D | intel.c | 441 apic_write(APIC_LVTCMCI, THRESHOLD_APIC_VECTOR|APIC_DM_FIXED); in intel_init_cmci()
|
| /arch/x86/oprofile/ |
| D | nmi_int.c | 353 apic_write(APIC_LVTPC, APIC_DM_NMI); in nmi_cpu_setup()
385 apic_write(APIC_LVTERR, v | APIC_LVT_MASKED); in nmi_cpu_shutdown()
386 apic_write(APIC_LVTPC, per_cpu(saved_lvtpc, cpu)); in nmi_cpu_shutdown()
387 apic_write(APIC_LVTERR, v); in nmi_cpu_shutdown()
|
| D | op_model_ppro.c | 145 apic_write(APIC_LVTPC, apic_read(APIC_LVTPC) & ~APIC_LVT_MASKED); in ppro_check_ctrs()
|
| D | op_model_p4.c | 661 apic_write(APIC_LVTPC, apic_read(APIC_LVTPC) & ~APIC_LVT_MASKED); in p4_check_ctrs()
|
| /arch/x86/include/asm/ |
| D | apic.h | 393 static inline void apic_write(u32 reg, u32 val) in apic_write() function
428 static inline void apic_write(u32 reg, u32 val) { } in apic_write() function
|
| /arch/x86/kernel/ |
| D | smpboot.c | 787 apic_write(APIC_ESR, 0); in wakeup_secondary_cpu_via_nmi()
813 apic_write(APIC_ESR, 0); in wakeup_secondary_cpu_via_init()
863 apic_write(APIC_ESR, 0); in wakeup_secondary_cpu_via_init()
899 apic_write(APIC_ESR, 0); in wakeup_secondary_cpu_via_init()
1078 apic_write(APIC_ESR, 0); in do_boot_cpu()
|
| /arch/x86/platform/uv/ |
| D | uv_nmi.c | 999 apic_write(APIC_LVT1, value); in uv_nmi_init()
|
| /arch/x86/events/ |
| D | core.c | 1509 apic_write(APIC_LVTPC, APIC_DM_NMI); in x86_pmu_handle_irq()
1548 apic_write(APIC_LVTPC, APIC_DM_NMI); in perf_events_lapic_init()
|
| /arch/x86/events/intel/ |
| D | p4.c | 1058 apic_write(APIC_LVTPC, APIC_DM_NMI); in p4_pmu_handle_irq()
|
| D | core.c | 2487 apic_write(APIC_LVTPC, APIC_DM_NMI); in intel_pmu_handle_irq_v4()
2542 apic_write(APIC_LVTPC, APIC_DM_NMI); in intel_pmu_handle_irq()
2590 apic_write(APIC_LVTPC, APIC_DM_NMI); in intel_pmu_handle_irq()
|