Home
last modified time | relevance | path

Searched refs:clusters (Results 1 – 7 of 7) sorted by relevance

/arch/arm/common/
Dmcpm_entry.c36 mcpm_sync.clusters[cluster].cpus[cpu].cpu = CPU_GOING_DOWN; in __mcpm_cpu_going_down()
37 sync_cache_w(&mcpm_sync.clusters[cluster].cpus[cpu].cpu); in __mcpm_cpu_going_down()
50 mcpm_sync.clusters[cluster].cpus[cpu].cpu = CPU_DOWN; in __mcpm_cpu_down()
51 sync_cache_w(&mcpm_sync.clusters[cluster].cpus[cpu].cpu); in __mcpm_cpu_down()
66 mcpm_sync.clusters[cluster].cluster = state; in __mcpm_outbound_leave_critical()
67 sync_cache_w(&mcpm_sync.clusters[cluster].cluster); in __mcpm_outbound_leave_critical()
85 struct mcpm_sync_struct *c = &mcpm_sync.clusters[cluster]; in __mcpm_outbound_enter_critical()
137 sync_cache_r(&mcpm_sync.clusters[cluster].cluster); in __mcpm_cluster_state()
138 return mcpm_sync.clusters[cluster].cluster; in __mcpm_cluster_state()
436 mcpm_sync.clusters[i].cluster = CLUSTER_DOWN; in mcpm_sync_init()
[all …]
/arch/arm/include/asm/
Dmcpm.h298 struct mcpm_sync_struct clusters[MAX_NR_CLUSTERS]; member
/arch/arm64/boot/dts/hisilicon/
Dhi3660-coresight.dtsi298 /* An invisible combo funnel between clusters and top funnel */
/arch/arm64/boot/dts/freescale/
Dimx8qxp.dtsi42 /* We have 1 clusters with 4 Cortex-A35 cores */
Dfsl-ls1088a.dtsi27 /* We have 2 clusters having 4 Cortex-A53 cores each */
Dfsl-lx2160a.dtsi22 // 8 clusters having 2 Cortex-A72 cores each
/arch/arm/
DKconfig1276 to 2 clusters by default.
1277 Platforms with 3 or 4 clusters that use MCPM must select this
1278 option to allow the additional clusters to be managed.