/arch/microblaze/lib/ |
D | divsi3.S | 38 blti r5, div2 /* this traps r5 == 0x80000000 */ 43 div2: label 56 bri div2 /* div2 */
|
D | udivsi3.S | 52 blti r5, div2 57 div2: label 70 bri div2 /* div2 */
|
D | umodsi3.S | 54 blti r5, div2 59 div2: label 72 bri div2 /* div2 */
|
D | modsi3.S | 43 div2: label 56 bri div2 /* div2 */
|
/arch/sh/kernel/cpu/sh2a/ |
D | clock-sh7264.c | 63 static int div2[] = { 1, 2, 3, 4, 6, 8, 12 }; variable 66 .divisors = div2, 67 .nr_divisors = ARRAY_SIZE(div2),
|
D | clock-sh7269.c | 91 static int div2[] = { 1, 2, 0, 4 }; variable 94 .divisors = div2, 95 .nr_divisors = ARRAY_SIZE(div2),
|
/arch/sh/kernel/cpu/sh4a/ |
D | clock-shx3.c | 47 static unsigned int div2[] = { 1, 2, 4, 6, 8, 12, 16, 18, variable 51 .divisors = div2, 52 .nr_divisors = ARRAY_SIZE(div2),
|
D | clock-sh7757.c | 48 static unsigned int div2[] = { 1, 1, 2, 1, 1, 4, 1, 6, variable 52 .divisors = div2, 53 .nr_divisors = ARRAY_SIZE(div2),
|
D | clock-sh7785.c | 51 static unsigned int div2[] = { 1, 2, 4, 6, 8, 12, 16, 18, variable 55 .divisors = div2, 56 .nr_divisors = ARRAY_SIZE(div2),
|
D | clock-sh7786.c | 53 static unsigned int div2[] = { 1, 2, 4, 6, 8, 12, 16, 18, variable 57 .divisors = div2, 58 .nr_divisors = ARRAY_SIZE(div2),
|
/arch/mips/alchemy/common/ |
D | clock.c | 379 long div1, div2; in alchemy_calc_div() local 390 div2 = (div1 / scale) - 1; /* value to write to register */ in alchemy_calc_div() 392 if (div2 > maxdiv) in alchemy_calc_div() 393 div2 = maxdiv; in alchemy_calc_div() 395 *rv = div2; in alchemy_calc_div() 397 div1 = ((div2 + 1) * scale); in alchemy_calc_div()
|
/arch/arm/boot/dts/ |
D | stih418-clock.dtsi | 197 clock-output-names = "clk-m-a9-ext2f-div2"; 275 "clk-tmds-hdmi-div2",
|
D | stih410-clock.dtsi | 203 clock-output-names = "clk-m-a9-ext2f-div2";
|
D | stih407-clock.dtsi | 195 clock-output-names = "clk-m-a9-ext2f-div2";
|
/arch/arm64/boot/dts/altera/ |
D | socfpga_stratix10.dtsi | 113 cb_intosc_hs_div2_clk: cb-intosc-hs-div2-clk {
|