Home
last modified time | relevance | path

Searched refs:spu_chnlcnt_RW (Results 1 – 6 of 6) sorted by relevance

/arch/powerpc/platforms/cell/spufs/
Dbacking_ops.c40 ch0_cnt = ctx->csa.spu_chnlcnt_RW[0]; in gen_spu_event()
45 ctx->csa.spu_chnlcnt_RW[0] = 1; in gen_spu_event()
63 ctx->csa.spu_chnlcnt_RW[28] = 1; in spu_backing_mbox_read()
127 ctx->csa.spu_chnlcnt_RW[30] = 1; in spu_backing_ibox_read()
145 int slot = ctx->csa.spu_chnlcnt_RW[29]; in spu_backing_wbox_write()
154 ctx->csa.spu_chnlcnt_RW[29] = ++slot; in spu_backing_wbox_write()
182 ctx->csa.spu_chnlcnt_RW[3] = 1; in spu_backing_signal1_write()
199 ctx->csa.spu_chnlcnt_RW[4] = 1; in spu_backing_signal2_write()
Dswitch.c634 csa->spu_chnlcnt_RW[idx] = in_be64(&priv2->spu_chnlcnt_RW); in save_ch_part1()
636 out_be64(&priv2->spu_chnlcnt_RW, 0UL); in save_ch_part1()
651 csa->spu_chnlcnt_RW[29] = in_be64(&priv2->spu_chnlcnt_RW); in save_spu_mb()
655 out_be64(&priv2->spu_chnlcnt_RW, 0UL); in save_spu_mb()
668 csa->spu_chnlcnt_RW[21] = in_be64(&priv2->spu_chnlcnt_RW); in save_mfc_cmd()
687 out_be64(&priv2->spu_chnlcnt_RW, ch_counts[i]); in reset_ch()
1085 out_be64(&priv2->spu_chnlcnt_RW, 0UL); in reset_ch_part1()
1105 out_be64(&priv2->spu_chnlcnt_RW, ch_counts[i]); in reset_ch_part2()
1529 ch0_cnt = csa->spu_chnlcnt_RW[0]; in set_llr_event()
1535 csa->spu_chnlcnt_RW[0] = 1; in set_llr_event()
[all …]
Dfile.c979 if (ctx->csa.spu_chnlcnt_RW[3]) { in __spufs_signal1_read()
1116 if (ctx->csa.spu_chnlcnt_RW[4]) { in __spufs_signal2_read()
1864 stat = state->spu_chnlcnt_RW[0]; in spufs_event_status_get()
/arch/powerpc/include/asm/
Dspu_csa.h199 u64 spu_chnlcnt_RW; member
234 u64 spu_chnlcnt_RW[32]; member
Dspu.h454 u64 spu_chnlcnt_RW; /* 0x4068 */ member
/arch/powerpc/platforms/cell/
Dspu_base.c470 out_be64(&priv2->spu_chnlcnt_RW, count_list[i].count); in spu_init_channels()