/arch/mips/loongson64/common/ |
D | serial.c | 25 .uartclk = clk, \ 34 .uartclk = clk, \ 76 if (loongson_sysconf.uarts[0].uartclk) in serial_init() 77 uart8250_data[mips_machtype][0].uartclk = in serial_init() 78 loongson_sysconf.uarts[0].uartclk; in serial_init() 99 uart8250_data[mips_machtype][i].uartclk = in serial_init() 100 loongson_sysconf.uarts[i].uartclk; in serial_init()
|
/arch/mips/pmcs-msp71xx/ |
D | msp_serial.c | 96 unsigned int uartclk; in msp_serial_setup() local 102 if(!(s && *s && (uartclk = simple_strtoul(s, &endp, 10)) && *endp == 0)) in msp_serial_setup() 103 uartclk = MSP_BASE_BAUD; in msp_serial_setup() 104 ppfinit("UART clock set to %d\n", uartclk); in msp_serial_setup() 110 up.uartclk = uartclk; in msp_serial_setup()
|
/arch/arm/mach-pxa/ |
D | capc7117.c | 86 .uartclk = TI16C752_UARTCLK 95 .uartclk = TI16C752_UARTCLK 104 .uartclk = TI16C752_UARTCLK 113 .uartclk = TI16C752_UARTCLK
|
D | zeus.c | 242 .uartclk = 14745600, 251 .uartclk = 14745600, 260 .uartclk = 14745600, 269 .uartclk = 14745600, 279 .uartclk = 921600 * 16, 288 .uartclk = 921600 * 16, 297 .uartclk = 921600 * 16,
|
/arch/arm/mach-omap1/ |
D | serial.c | 71 .uartclk = OMAP16XX_BASE_BAUD * 16, 79 .uartclk = OMAP16XX_BASE_BAUD * 16, 87 .uartclk = OMAP16XX_BASE_BAUD * 16, 117 serial_platform_data[0].uartclk = OMAP1510_BASE_BAUD * 16; in omap_serial_init() 118 serial_platform_data[1].uartclk = OMAP1510_BASE_BAUD * 16; in omap_serial_init() 119 serial_platform_data[2].uartclk = OMAP1510_BASE_BAUD * 16; in omap_serial_init()
|
/arch/mips/ath25/ |
D | devices.c | 74 void __init ath25_serial_setup(u32 mapbase, int irq, unsigned int uartclk) in ath25_serial_setup() argument 86 s.uartclk = uartclk; in ath25_serial_setup()
|
D | devices.h | 31 void ath25_serial_setup(u32 mapbase, int irq, unsigned int uartclk);
|
/arch/mips/mti-malta/ |
D | malta-platform.c | 34 .uartclk = 1843200, \ 49 .uartclk = 3686400, /* Twice the usual clk! */
|
/arch/arm/mach-ixp4xx/ |
D | vulcan-setup.c | 89 .uartclk = IXP4XX_UART_XTAL, 98 .uartclk = IXP4XX_UART_XTAL, 105 .uartclk = 1843200, 112 .uartclk = 1843200,
|
D | avila-setup.c | 94 .uartclk = IXP4XX_UART_XTAL, 103 .uartclk = IXP4XX_UART_XTAL,
|
/arch/arm/mach-footbridge/ |
D | isa.c | 52 .uartclk = 1843200, 60 .uartclk = 1843200,
|
/arch/mips/emma/markeins/ |
D | platform.c | 99 .uartclk = EMMA2RH_SERIAL_CLOCK, 107 .uartclk = EMMA2RH_SERIAL_CLOCK, 115 .uartclk = EMMA2RH_SERIAL_CLOCK,
|
/arch/mips/lasat/ |
D | serial.c | 45 lasat_serial8250_port[0].uartclk = LASAT_BASE_BAUD_100 * 16; in lasat_uart_add() 57 lasat_serial8250_port[0].uartclk = LASAT_BASE_BAUD_200 * 16; in lasat_uart_add()
|
/arch/arm/mach-s3c24xx/ |
D | mach-vr1000.c | 143 .uartclk = VR1000_BAUDBASE, 151 .uartclk = VR1000_BAUDBASE, 159 .uartclk = VR1000_BAUDBASE, 167 .uartclk = VR1000_BAUDBASE,
|
/arch/arm/boot/dts/ |
D | arm-realview-eb.dtsi | 94 uartclk: uartclk@24M { label 357 clocks = <&uartclk>, <&pclk>; 358 clock-names = "uartclk", "apb_pclk"; 364 clocks = <&uartclk>, <&pclk>; 365 clock-names = "uartclk", "apb_pclk"; 371 clocks = <&uartclk>, <&pclk>; 372 clock-names = "uartclk", "apb_pclk"; 378 clocks = <&uartclk>, <&pclk>; 379 clock-names = "uartclk", "apb_pclk";
|
D | integratorcp.dts | 73 uartclk: uartclk@14.74M { label 246 clocks = <&uartclk>, <&pclk>; 247 clock-names = "uartclk", "apb_pclk"; 252 clocks = <&uartclk>, <&pclk>; 253 clock-names = "uartclk", "apb_pclk"; 276 clocks = <&uartclk>, <&pclk>;
|
D | arm-realview-pb1176.dts | 104 uartclk: uartclk@24M { label 405 clocks = <&uartclk>, <&pclk>; 406 clock-names = "uartclk", "apb_pclk"; 414 clocks = <&uartclk>, <&pclk>; 415 clock-names = "uartclk", "apb_pclk"; 423 clocks = <&uartclk>, <&pclk>; 424 clock-names = "uartclk", "apb_pclk"; 432 clocks = <&uartclk>, <&pclk>; 433 clock-names = "uartclk", "apb_pclk"; 541 clocks = <&uartclk>, <&pclk>; [all …]
|
D | integratorap.dts | 74 uartclk: uartclk@14.74M { label 219 clocks = <&uartclk>, <&pclk>; 220 clock-names = "uartclk", "apb_pclk"; 226 clocks = <&uartclk>, <&pclk>; 227 clock-names = "uartclk", "apb_pclk";
|
D | arm-realview-pbx.dtsi | 109 uartclk: uartclk@24M { label 355 clocks = <&uartclk>, <&pclk>; 356 clock-names = "uartclk", "apb_pclk"; 362 clocks = <&uartclk>, <&pclk>; 363 clock-names = "uartclk", "apb_pclk"; 369 clocks = <&uartclk>, <&pclk>; 370 clock-names = "uartclk", "apb_pclk"; 548 clocks = <&uartclk>, <&pclk>; 549 clock-names = "uartclk", "apb_pclk";
|
/arch/mips/bcm47xx/ |
D | serial.c | 44 p->uartclk = ssb_port->baud_base; in uart8250_init_ssb() 70 p->uartclk = bcma_port->baud_base; in uart8250_init_bcma()
|
/arch/mips/rb532/ |
D | serial.c | 50 rb532_uart.uartclk = idt_cpu_freq; in setup_serial_port()
|
/arch/sh/boards/mach-se/7343/ |
D | setup.c | 78 .uartclk = 7372800, 85 .uartclk = 7372800,
|
/arch/arm64/boot/dts/arm/ |
D | foundation-v8.dtsi | 197 clock-names = "uartclk", "apb_pclk"; 205 clock-names = "uartclk", "apb_pclk"; 213 clock-names = "uartclk", "apb_pclk"; 221 clock-names = "uartclk", "apb_pclk";
|
D | rtsm_ve-motherboard.dtsi | 119 clock-names = "uartclk", "apb_pclk"; 127 clock-names = "uartclk", "apb_pclk"; 135 clock-names = "uartclk", "apb_pclk"; 143 clock-names = "uartclk", "apb_pclk";
|
/arch/mips/kernel/ |
D | 8250-platform.c | 15 .uartclk = 1843200, \
|