Home
last modified time | relevance | path

Searched refs:val2 (Results 1 – 13 of 13) sorted by relevance

/arch/sh/boards/mach-dreamcast/
Drtc.c35 unsigned long val1, val2; in aica_rtc_gettimeofday() local
42 val2 = ((__raw_readl(AICA_RTC_SECS_H) & 0xffff) << 16) | in aica_rtc_gettimeofday()
44 } while (val1 != val2); in aica_rtc_gettimeofday()
63 unsigned long val1, val2; in aica_rtc_settimeofday() local
74 val2 = ((__raw_readl(AICA_RTC_SECS_H) & 0xffff) << 16) | in aica_rtc_settimeofday()
76 } while (val1 != val2); in aica_rtc_settimeofday()
/arch/arm/probes/kprobes/
Dtest-core.h238 #define TEST_RR(code1, reg1, val1, code2, reg2, val2, code3) \ argument
241 TEST_ARG_REG(reg2, val2) \
246 #define TEST_RRR(code1, reg1, val1, code2, reg2, val2, code3, reg3, val3, code4)\ argument
249 TEST_ARG_REG(reg2, val2) \
255 #define TEST_RRRR(code1, reg1, val1, code2, reg2, val2, code3, reg3, val3, code4, reg4, val4) \ argument
258 TEST_ARG_REG(reg2, val2) \
272 #define TEST_PR(code1, reg1, val1, code2, reg2, val2, code3) \ argument
275 TEST_ARG_REG(reg2, val2) \
280 #define TEST_RP(code1, reg1, val1, code2, reg2, val2, code3) \ argument
283 TEST_ARG_PTR(reg2, val2) \
[all …]
/arch/ia64/lib/
Dstrlen.S81 #define val2 r23 macro
116 czx1.r val2=w[1] // search 0 byte from right following 8bytes
120 cmp.eq.and p6,p0=8,val2 // p6 = p6 and mask==8
138 tnat.nz.and p7,p0=val2 // test NaT if val2
141 (p8) mov val1=val2 // the other test got us out of the loop
Dcopy_user.S80 .rotr val1[PIPE_DEPTH],val2[PIPE_DEPTH]
346 EX(.failure_in1,(p8) ld4 val2[0]=[src1],4) // 4-byte aligned
355 EX(.failure_in1,(p9) ld8 val2[1]=[src1],8) // 8-byte aligned
359 EX(.failure_out, (p8) st4 [dst1]=val2[0],4)
363 EX(.failure_out, (p9) st8 [dst1]=val2[1],8)
378 (p16) ld8 val2[0]=[src2],16
381 (EPI) st8 [dst2]=val2[PIPE_DEPTH-1],16
397 EX(.failure_in1,(p8) ld2 val2[0]=[src1],2) // at least 2 bytes
402 EX(.failure_in1,(p9) ld1 val2[1]=[src1]) // only 1 byte left
408 EX(.failure_out, (p8) st2 [dst1]=val2[0],2)
[all …]
/arch/alpha/kernel/
Dsys_sable.c112 int port, val1, val2; in sable_ack_irq_hw() local
117 val2 = 0xE0 | 4; in sable_ack_irq_hw()
121 val2 = 0xE0 | 3; in sable_ack_irq_hw()
125 val2 = 0xE0 | 1; in sable_ack_irq_hw()
129 outb(val2, 0x534); /* ack the master */ in sable_ack_irq_hw()
/arch/ia64/include/uapi/asm/
Dintrinsics.h26 #define ia64_native_set_rr0_to_rr4(val0, val1, val2, val3, val4) \ argument
30 ia64_native_set_rr(0x4000000000000000UL, (val2)); \
/arch/sparc/kernel/
Dtime_64.c405 unsigned long val2; in hbtick_add_compare() local
411 val2 = __hbird_read_stick() & ~TICKCMP_IRQ_BIT; in hbtick_add_compare()
413 return ((long)(val2 - val)) > 0L; in hbtick_add_compare()
/arch/csky/kernel/
Dentry.S26 .macro tlbop_begin name, val0, val1, val2 argument
81 bseti a2, \val2
/arch/x86/include/asm/
Dmsr.h111 #define native_rdmsr(msr, val1, val2) \ argument
115 (void)((val2) = (u32)(__val >> 32)); \
Dparavirt.h181 #define rdmsr(msr, val1, val2) \ argument
185 val2 = _l >> 32; \
188 #define wrmsr(msr, val1, val2) \ argument
190 paravirt_write_msr(msr, val1, val2); \
/arch/powerpc/lib/
Dsstep.c991 unsigned long val1, unsigned long val2, in add_with_carry() argument
994 unsigned long val = val1 + val2; in add_with_carry()
1186 unsigned long int val, val2; in analyse_instr() local
1515 val2 = (ra) ? regs->gpr[ra] : 0; in analyse_instr()
1517 op->val = (val) ? val2 : regs->gpr[rb]; in analyse_instr()
1611 val2 = regs->gpr[rb]; in analyse_instr()
1616 val2 = (int) val2; in analyse_instr()
1619 do_cmp_signed(regs, op, val, val2, rd >> 2); in analyse_instr()
1624 val2 = regs->gpr[rb]; in analyse_instr()
1629 val2 = (unsigned int) val2; in analyse_instr()
[all …]
/arch/arm/mm/
Dalignment.c426 unsigned long val, val2; in do_alignment_ldrdstrd() local
430 get32t_unaligned_check(val2, addr + 4); in do_alignment_ldrdstrd()
435 regs->uregs[rd2] = val2; in do_alignment_ldrdstrd()
/arch/arm/plat-samsung/
Dadc.c58 unsigned val1, unsigned val2,