• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1  /* SPDX-License-Identifier: GPL-2.0 */
2  /*
3   * Copyright 2012-2013 Freescale Semiconductor, Inc.
4   */
5  
6  #ifndef __FSL_SAI_H
7  #define __FSL_SAI_H
8  
9  #include <sound/dmaengine_pcm.h>
10  
11  #define FSL_SAI_FORMATS (SNDRV_PCM_FMTBIT_S16_LE |\
12  			 SNDRV_PCM_FMTBIT_S20_3LE |\
13  			 SNDRV_PCM_FMTBIT_S24_LE |\
14  			 SNDRV_PCM_FMTBIT_S32_LE)
15  
16  /* SAI Register Map Register */
17  #define FSL_SAI_VERID	0x00 /* SAI Version ID Register */
18  #define FSL_SAI_PARAM	0x04 /* SAI Parameter Register */
19  #define FSL_SAI_TCSR(ofs)	(0x00 + ofs) /* SAI Transmit Control */
20  #define FSL_SAI_TCR1(ofs)	(0x04 + ofs) /* SAI Transmit Configuration 1 */
21  #define FSL_SAI_TCR2(ofs)	(0x08 + ofs) /* SAI Transmit Configuration 2 */
22  #define FSL_SAI_TCR3(ofs)	(0x0c + ofs) /* SAI Transmit Configuration 3 */
23  #define FSL_SAI_TCR4(ofs)	(0x10 + ofs) /* SAI Transmit Configuration 4 */
24  #define FSL_SAI_TCR5(ofs)	(0x14 + ofs) /* SAI Transmit Configuration 5 */
25  #define FSL_SAI_TDR0	0x20 /* SAI Transmit Data 0 */
26  #define FSL_SAI_TDR1	0x24 /* SAI Transmit Data 1 */
27  #define FSL_SAI_TDR2	0x28 /* SAI Transmit Data 2 */
28  #define FSL_SAI_TDR3	0x2C /* SAI Transmit Data 3 */
29  #define FSL_SAI_TDR4	0x30 /* SAI Transmit Data 4 */
30  #define FSL_SAI_TDR5	0x34 /* SAI Transmit Data 5 */
31  #define FSL_SAI_TDR6	0x38 /* SAI Transmit Data 6 */
32  #define FSL_SAI_TDR7	0x3C /* SAI Transmit Data 7 */
33  #define FSL_SAI_TFR0	0x40 /* SAI Transmit FIFO 0 */
34  #define FSL_SAI_TFR1	0x44 /* SAI Transmit FIFO 1 */
35  #define FSL_SAI_TFR2	0x48 /* SAI Transmit FIFO 2 */
36  #define FSL_SAI_TFR3	0x4C /* SAI Transmit FIFO 3 */
37  #define FSL_SAI_TFR4	0x50 /* SAI Transmit FIFO 4 */
38  #define FSL_SAI_TFR5	0x54 /* SAI Transmit FIFO 5 */
39  #define FSL_SAI_TFR6	0x58 /* SAI Transmit FIFO 6 */
40  #define FSL_SAI_TFR7	0x5C /* SAI Transmit FIFO 7 */
41  #define FSL_SAI_TMR	0x60 /* SAI Transmit Mask */
42  #define FSL_SAI_TTCTL	0x70 /* SAI Transmit Timestamp Control Register */
43  #define FSL_SAI_TTCTN	0x74 /* SAI Transmit Timestamp Counter Register */
44  #define FSL_SAI_TBCTN	0x78 /* SAI Transmit Bit Counter Register */
45  #define FSL_SAI_TTCAP	0x7C /* SAI Transmit Timestamp Capture */
46  #define FSL_SAI_RCSR(ofs)	(0x80 + ofs) /* SAI Receive Control */
47  #define FSL_SAI_RCR1(ofs)	(0x84 + ofs)/* SAI Receive Configuration 1 */
48  #define FSL_SAI_RCR2(ofs)	(0x88 + ofs) /* SAI Receive Configuration 2 */
49  #define FSL_SAI_RCR3(ofs)	(0x8c + ofs) /* SAI Receive Configuration 3 */
50  #define FSL_SAI_RCR4(ofs)	(0x90 + ofs) /* SAI Receive Configuration 4 */
51  #define FSL_SAI_RCR5(ofs)	(0x94 + ofs) /* SAI Receive Configuration 5 */
52  #define FSL_SAI_RDR0	0xa0 /* SAI Receive Data 0 */
53  #define FSL_SAI_RDR1	0xa4 /* SAI Receive Data 1 */
54  #define FSL_SAI_RDR2	0xa8 /* SAI Receive Data 2 */
55  #define FSL_SAI_RDR3	0xac /* SAI Receive Data 3 */
56  #define FSL_SAI_RDR4	0xb0 /* SAI Receive Data 4 */
57  #define FSL_SAI_RDR5	0xb4 /* SAI Receive Data 5 */
58  #define FSL_SAI_RDR6	0xb8 /* SAI Receive Data 6 */
59  #define FSL_SAI_RDR7	0xbc /* SAI Receive Data 7 */
60  #define FSL_SAI_RFR0	0xc0 /* SAI Receive FIFO 0 */
61  #define FSL_SAI_RFR1	0xc4 /* SAI Receive FIFO 1 */
62  #define FSL_SAI_RFR2	0xc8 /* SAI Receive FIFO 2 */
63  #define FSL_SAI_RFR3	0xcc /* SAI Receive FIFO 3 */
64  #define FSL_SAI_RFR4	0xd0 /* SAI Receive FIFO 4 */
65  #define FSL_SAI_RFR5	0xd4 /* SAI Receive FIFO 5 */
66  #define FSL_SAI_RFR6	0xd8 /* SAI Receive FIFO 6 */
67  #define FSL_SAI_RFR7	0xdc /* SAI Receive FIFO 7 */
68  #define FSL_SAI_RMR	0xe0 /* SAI Receive Mask */
69  #define FSL_SAI_RTCTL	0xf0 /* SAI Receive Timestamp Control Register */
70  #define FSL_SAI_RTCTN	0xf4 /* SAI Receive Timestamp Counter Register */
71  #define FSL_SAI_RBCTN	0xf8 /* SAI Receive Bit Counter Register */
72  #define FSL_SAI_RTCAP	0xfc /* SAI Receive Timestamp Capture */
73  
74  #define FSL_SAI_MCTL	0x100 /* SAI MCLK Control Register */
75  #define FSL_SAI_MDIV	0x104 /* SAI MCLK Divide Register */
76  
77  #define FSL_SAI_xCSR(tx, ofs)	(tx ? FSL_SAI_TCSR(ofs) : FSL_SAI_RCSR(ofs))
78  #define FSL_SAI_xCR1(tx, ofs)	(tx ? FSL_SAI_TCR1(ofs) : FSL_SAI_RCR1(ofs))
79  #define FSL_SAI_xCR2(tx, ofs)	(tx ? FSL_SAI_TCR2(ofs) : FSL_SAI_RCR2(ofs))
80  #define FSL_SAI_xCR3(tx, ofs)	(tx ? FSL_SAI_TCR3(ofs) : FSL_SAI_RCR3(ofs))
81  #define FSL_SAI_xCR4(tx, ofs)	(tx ? FSL_SAI_TCR4(ofs) : FSL_SAI_RCR4(ofs))
82  #define FSL_SAI_xCR5(tx, ofs)	(tx ? FSL_SAI_TCR5(ofs) : FSL_SAI_RCR5(ofs))
83  #define FSL_SAI_xDR0(tx)	(tx ? FSL_SAI_TDR0 : FSL_SAI_RDR0)
84  #define FSL_SAI_xFR0(tx)	(tx ? FSL_SAI_TFR0 : FSL_SAI_RFR0)
85  #define FSL_SAI_xMR(tx)		(tx ? FSL_SAI_TMR : FSL_SAI_RMR)
86  
87  /* SAI Transmit/Receive Control Register */
88  #define FSL_SAI_CSR_TERE	BIT(31)
89  #define FSL_SAI_CSR_SE		BIT(30)
90  #define FSL_SAI_CSR_BCE		BIT(28)
91  #define FSL_SAI_CSR_FR		BIT(25)
92  #define FSL_SAI_CSR_SR		BIT(24)
93  #define FSL_SAI_CSR_xF_SHIFT	16
94  #define FSL_SAI_CSR_xF_W_SHIFT	18
95  #define FSL_SAI_CSR_xF_MASK	(0x1f << FSL_SAI_CSR_xF_SHIFT)
96  #define FSL_SAI_CSR_xF_W_MASK	(0x7 << FSL_SAI_CSR_xF_W_SHIFT)
97  #define FSL_SAI_CSR_WSF		BIT(20)
98  #define FSL_SAI_CSR_SEF		BIT(19)
99  #define FSL_SAI_CSR_FEF		BIT(18)
100  #define FSL_SAI_CSR_FWF		BIT(17)
101  #define FSL_SAI_CSR_FRF		BIT(16)
102  #define FSL_SAI_CSR_xIE_SHIFT	8
103  #define FSL_SAI_CSR_xIE_MASK	(0x1f << FSL_SAI_CSR_xIE_SHIFT)
104  #define FSL_SAI_CSR_WSIE	BIT(12)
105  #define FSL_SAI_CSR_SEIE	BIT(11)
106  #define FSL_SAI_CSR_FEIE	BIT(10)
107  #define FSL_SAI_CSR_FWIE	BIT(9)
108  #define FSL_SAI_CSR_FRIE	BIT(8)
109  #define FSL_SAI_CSR_FRDE	BIT(0)
110  
111  /* SAI Transmit and Receive Configuration 1 Register */
112  #define FSL_SAI_CR1_RFW_MASK(x)	((x) - 1)
113  
114  /* SAI Transmit and Receive Configuration 2 Register */
115  #define FSL_SAI_CR2_SYNC	BIT(30)
116  #define FSL_SAI_CR2_MSEL_MASK	(0x3 << 26)
117  #define FSL_SAI_CR2_MSEL_BUS	0
118  #define FSL_SAI_CR2_MSEL_MCLK1	BIT(26)
119  #define FSL_SAI_CR2_MSEL_MCLK2	BIT(27)
120  #define FSL_SAI_CR2_MSEL_MCLK3	(BIT(26) | BIT(27))
121  #define FSL_SAI_CR2_MSEL(ID)	((ID) << 26)
122  #define FSL_SAI_CR2_BCP		BIT(25)
123  #define FSL_SAI_CR2_BCD_MSTR	BIT(24)
124  #define FSL_SAI_CR2_BYP		BIT(23) /* BCLK bypass */
125  #define FSL_SAI_CR2_DIV_MASK	0xff
126  
127  /* SAI Transmit and Receive Configuration 3 Register */
128  #define FSL_SAI_CR3_TRCE	BIT(16)
129  #define FSL_SAI_CR3_TRCE_MASK	GENMASK(23, 16)
130  #define FSL_SAI_CR3_WDFL(x)	(x)
131  #define FSL_SAI_CR3_WDFL_MASK	0x1f
132  
133  /* SAI Transmit and Receive Configuration 4 Register */
134  
135  #define FSL_SAI_CR4_FCONT	BIT(28)
136  #define FSL_SAI_CR4_FCOMB_SHIFT BIT(26)
137  #define FSL_SAI_CR4_FCOMB_SOFT  BIT(27)
138  #define FSL_SAI_CR4_FCOMB_MASK  (0x3 << 26)
139  #define FSL_SAI_CR4_FPACK_8     (0x2 << 24)
140  #define FSL_SAI_CR4_FPACK_16    (0x3 << 24)
141  #define FSL_SAI_CR4_FRSZ(x)	(((x) - 1) << 16)
142  #define FSL_SAI_CR4_FRSZ_MASK	(0x1f << 16)
143  #define FSL_SAI_CR4_SYWD(x)	(((x) - 1) << 8)
144  #define FSL_SAI_CR4_SYWD_MASK	(0x1f << 8)
145  #define FSL_SAI_CR4_MF		BIT(4)
146  #define FSL_SAI_CR4_FSE		BIT(3)
147  #define FSL_SAI_CR4_FSP		BIT(1)
148  #define FSL_SAI_CR4_FSD_MSTR	BIT(0)
149  
150  /* SAI Transmit and Receive Configuration 5 Register */
151  #define FSL_SAI_CR5_WNW(x)	(((x) - 1) << 24)
152  #define FSL_SAI_CR5_WNW_MASK	(0x1f << 24)
153  #define FSL_SAI_CR5_W0W(x)	(((x) - 1) << 16)
154  #define FSL_SAI_CR5_W0W_MASK	(0x1f << 16)
155  #define FSL_SAI_CR5_FBT(x)	((x) << 8)
156  #define FSL_SAI_CR5_FBT_MASK	(0x1f << 8)
157  
158  /* SAI MCLK Control Register */
159  #define FSL_SAI_MCTL_MCLK_EN	BIT(30)	/* MCLK Enable */
160  #define FSL_SAI_MCTL_MSEL_MASK	(0x3 << 24)
161  #define FSL_SAI_MCTL_MSEL(ID)   ((ID) << 24)
162  #define FSL_SAI_MCTL_MSEL_BUS	0
163  #define FSL_SAI_MCTL_MSEL_MCLK1	BIT(24)
164  #define FSL_SAI_MCTL_MSEL_MCLK2	BIT(25)
165  #define FSL_SAI_MCTL_MSEL_MCLK3	(BIT(24) | BIT(25))
166  #define FSL_SAI_MCTL_DIV_EN	BIT(23)
167  #define FSL_SAI_MCTL_DIV_MASK	0xFF
168  
169  /* SAI VERID Register */
170  #define FSL_SAI_VERID_MAJOR_SHIFT   24
171  #define FSL_SAI_VERID_MAJOR_MASK    GENMASK(31, 24)
172  #define FSL_SAI_VERID_MINOR_SHIFT   16
173  #define FSL_SAI_VERID_MINOR_MASK    GENMASK(23, 16)
174  #define FSL_SAI_VERID_FEATURE_SHIFT 0
175  #define FSL_SAI_VERID_FEATURE_MASK  GENMASK(15, 0)
176  #define FSL_SAI_VERID_EFIFO_EN	    BIT(0)
177  #define FSL_SAI_VERID_TSTMP_EN	    BIT(1)
178  
179  /* SAI PARAM Register */
180  #define FSL_SAI_PARAM_SPF_SHIFT	    16
181  #define FSL_SAI_PARAM_SPF_MASK	    GENMASK(19, 16)
182  #define FSL_SAI_PARAM_WPF_SHIFT	    8
183  #define FSL_SAI_PARAM_WPF_MASK	    GENMASK(11, 8)
184  #define FSL_SAI_PARAM_DLN_MASK	    GENMASK(3, 0)
185  
186  /* SAI MCLK Divide Register */
187  #define FSL_SAI_MDIV_MASK	    0xFFFFF
188  
189  /* SAI timestamp and bitcounter */
190  #define FSL_SAI_xTCTL_TSEN         BIT(0)
191  #define FSL_SAI_xTCTL_TSINC        BIT(1)
192  #define FSL_SAI_xTCTL_RTSC         BIT(8)
193  #define FSL_SAI_xTCTL_RBC          BIT(9)
194  
195  /* SAI type */
196  #define FSL_SAI_DMA		BIT(0)
197  #define FSL_SAI_USE_AC97	BIT(1)
198  #define FSL_SAI_NET		BIT(2)
199  #define FSL_SAI_TRA_SYN		BIT(3)
200  #define FSL_SAI_REC_SYN		BIT(4)
201  #define FSL_SAI_USE_I2S_SLAVE	BIT(5)
202  
203  #define FSL_FMT_TRANSMITTER	0
204  #define FSL_FMT_RECEIVER	1
205  
206  /* SAI clock sources */
207  #define FSL_SAI_CLK_BUS		0
208  #define FSL_SAI_CLK_MAST1	1
209  #define FSL_SAI_CLK_MAST2	2
210  #define FSL_SAI_CLK_MAST3	3
211  
212  #define FSL_SAI_MCLK_MAX	4
213  
214  /* SAI data transfer numbers per DMA request */
215  #define FSL_SAI_MAXBURST_TX 6
216  #define FSL_SAI_MAXBURST_RX 6
217  
218  struct fsl_sai_soc_data {
219  	bool use_imx_pcm;
220  	bool use_edma;
221  	unsigned int fifo_depth;
222  	unsigned int reg_offset;
223  };
224  
225  struct fsl_sai {
226  	struct platform_device *pdev;
227  	struct regmap *regmap;
228  	struct clk *bus_clk;
229  	struct clk *mclk_clk[FSL_SAI_MCLK_MAX];
230  
231  	bool is_slave_mode;
232  	bool is_lsb_first;
233  	bool is_dsp_mode;
234  	bool synchronous[2];
235  
236  	unsigned int mclk_id[2];
237  	unsigned int mclk_streams;
238  	unsigned int slots;
239  	unsigned int slot_width;
240  	unsigned int bclk_ratio;
241  
242  	const struct fsl_sai_soc_data *soc_data;
243  	struct snd_soc_dai_driver cpu_dai_drv;
244  	struct snd_dmaengine_dai_dma_data dma_params_rx;
245  	struct snd_dmaengine_dai_dma_data dma_params_tx;
246  };
247  
248  #define TX 1
249  #define RX 0
250  
251  #endif /* __FSL_SAI_H */
252