Home
last modified time | relevance | path

Searched +full:0 +full:x1800 (Results 1 – 7 of 7) sorted by relevance

/Documentation/devicetree/bindings/pci/
Dversatile.yaml38 - const: 0x1800
39 - const: 0
40 - const: 0
58 reg = <0x10001000 0x1000>,
59 <0x41000000 0x10000>,
60 <0x42000000 0x100000>;
61 bus-range = <0 0xff>;
67 <0x01000000 0 0x00000000 0x43000000 0 0x00010000>, /* downstream I/O */
68 <0x02000000 0 0x50000000 0x50000000 0 0x10000000>, /* non-prefetchable memory */
69 <0x42000000 0 0x60000000 0x60000000 0 0x10000000>; /* prefetchable memory */
[all …]
Dhost-generic-pci.yaml94 property. If no "bus-range" is specified, this will be bus 0 (the
153 bus-range = <0x0 0x1>;
156 reg = <0x0 0x40000000 0x0 0x1000000>;
159 ranges = <0x01000000 0x0 0x01000000 0x0 0x01000000 0x0 0x00010000>,
160 <0x02000000 0x0 0x41000000 0x0 0x41000000 0x0 0x3f000000>;
162 #interrupt-cells = <0x1>;
165 interrupt-map = < 0x0 0x0 0x0 0x1 &gic 0x0 0x4 0x1>,
166 < 0x800 0x0 0x0 0x1 &gic 0x0 0x5 0x1>,
167 <0x1000 0x0 0x0 0x1 &gic 0x0 0x6 0x1>,
168 <0x1800 0x0 0x0 0x1 &gic 0x0 0x7 0x1>;
[all …]
Dmvebu-pci.txt23 0x82000000 0 r MBUS_ID(0xf0, 0x01) r 0 s
32 registers area. This range entry translates the '0x82000000 0 r' PCI
33 address into the 'MBUS_ID(0xf0, 0x01) r' CPU address, which is part
34 of the internal register window (as identified by MBUS_ID(0xf0,
35 0x01)).
39 0x8t000000 s 0 MBUS_ID(w, a) 0 1 0
79 value is 0.
93 bus-range = <0x00 0xff>;
97 <0x82000000 0 0x40000 MBUS_ID(0xf0, 0x01) 0x40000 0 0x00002000 /* Port 0.0 registers */
98 0x82000000 0 0x42000 MBUS_ID(0xf0, 0x01) 0x42000 0 0x00002000 /* Port 2.0 registers */
[all …]
/Documentation/devicetree/bindings/dma/
Dmpc512x-dma.txt24 reg = <0x14000 0x1800>;
25 interrupts = <65 0x8>;
/Documentation/devicetree/bindings/i2c/
Di2c-fsi.txt10 - #size-cells = <0>; : Number of size cells in child nodes.
25 reg = < 0x1800 0x400 >;
27 #size-cells = <0>;
29 i2c-bus@0 {
30 reg = <0>;
/Documentation/devicetree/bindings/phy/
Dphy-mtk-tphy.txt5 controllers on MediaTek SoCs, such as, USB2.0, USB3.0, PCIe, and SATA.
23 the child's base address to 0, the physical address
72 reg = <0 0x11290000 0 0x800>;
78 reg = <0 0x11290800 0 0x100>;
85 reg = <0 0x11290800 0 0x700>;
92 reg = <0 0x11291000 0 0x100>;
113 phy-names = "usb2-0", "usb3-0";
122 shared 0x0000 SPLLC
123 0x0100 FMREG
124 u2 port0 0x0800 U2PHY_COM
[all …]
/Documentation/networking/
Darcnet-hardware.rst269 values in the Linux ARCnet driver are only from 0x200 through 0x3F0. (If
272 a doc I got from Novell, MS Windows prefers values of 0x300 or more,
274 this may be because, if your card is at 0x2E0, probing for a serial port
275 at 0x2E8 will reset the card and probably mess things up royally.
277 - Avery's favourite: 0x300.
292 IRQ 0 Timer 0 (Not on bus)
340 Anything less than 0xA0000 is, well, a BAD idea since it isn't above
343 - Avery's favourite: 0xD0000
346 address from 0 to 255. Unlike Ethernet, you can set this address
349 on a network. DON'T use 0 or 255, since these are reserved (although
[all …]