Searched +full:0 +full:x60 (Results 1 – 25 of 64) sorted by relevance
123
/Documentation/devicetree/bindings/iio/light/ |
D | vcnl4035.txt | 8 -reg: I2C address of the sensor, should be 0x60 15 reg = <0x60>;
|
/Documentation/devicetree/bindings/mfd/ |
D | lp3943.txt | 5 - reg: I2C slave address. From 0x60 to 0x67. 19 reg = <0x60>;
|
D | fsl-imx25-tsadc.txt | 26 reg = <0x50030000 0xc>; 38 reg = <0x50030400 0x60>; 44 reg = <0x50030800 0x60>;
|
D | ti,lp87561-q1.yaml | 18 const: 0x60 57 i2c@0 { 58 reg = <0x0 0x100>; 60 #size-cells = <0>; 64 reg = <0x60>;
|
D | ti,lp87565-q1.yaml | 20 const: 0x60 65 i2c@0 { 66 reg = <0x0 0x100>; 68 #size-cells = <0>; 72 reg = <0x60>;
|
D | ti,lp87524-q1.yaml | 18 const: 0x60 64 i2c@0 { 65 reg = <0x0 0x100>; 67 #size-cells = <0>; 71 reg = <0x60>;
|
D | hi6421.txt | 21 reg = <0xfcc00000 0x0180>; /* 0x60 << 2 */
|
/Documentation/devicetree/bindings/iio/dac/ |
D | mcp4725.txt | 24 reg = <0x60>; 31 reg = <0x60>;
|
/Documentation/leds/ |
D | leds-lp3944.rst | 30 from 0s to 1.6s 32 percentage of the period the led is on, from 0 to 100 46 To register the chip at address 0x60 on adapter 0, set the platform data 51 I2C_BOARD_INFO("lp3944", 0x60), 58 i2c_register_board_info(0, a910_i2c_board_info,
|
/Documentation/devicetree/bindings/regulator/ |
D | max8952.txt | 5 - reg: I2C slave address, usually 0x60 13 - max8952,default-mode: index of default DVS voltage, from <0, 3> range 15 - 0: 26 MHz 20 - 0: 32mV/us 35 reg = <0x60>; 38 max8952,vid-gpios = <&gpx0 3 0>, <&gpx0 4 0>; 39 max8952,en-gpio = <&gpx0 1 0>; 40 max8952,default-mode = <0>; 43 max8952,sync-freq = <0>; 44 max8952,ramp-speed = <0>;
|
D | silergy,sy8824x.yaml | 36 #size-cells = <0>; 41 reg = <0x60>;
|
D | silergy,sy8827n.yaml | 40 #size-cells = <0>; 43 reg = <0x60>;
|
/Documentation/devicetree/bindings/gpio/ |
D | gpio-tpic2810.txt | 13 reg = <0x60>;
|
D | gpio-lp3943.txt | 15 reg = <0x60>;
|
/Documentation/fault-injection/ |
D | nvme-fault-injection.rst | 33 name fault_inject, interval 1, probability 100, space 0, times 1 34 CPU: 0 PID: 0 Comm: swapper/0 Not tainted 4.15.0-rc8+ #2 39 dump_stack+0x5c/0x7d 40 should_fail+0x148/0x170 41 nvme_should_fail+0x2f/0x50 [nvme_core] 42 nvme_process_cq+0xe7/0x1d0 [nvme] 43 nvme_irq+0x1e/0x40 [nvme] 44 __handle_irq_event_percpu+0x3a/0x190 45 handle_irq_event_percpu+0x30/0x70 46 handle_irq_event+0x36/0x60 [all …]
|
/Documentation/devicetree/bindings/i2c/ |
D | i2c-ocores.txt | 16 - #size-cells : should be <0> 43 #size-cells = <0>; 45 reg = <0xa0000000 0x8>; 49 reg-shift = <0>; /* 8 bit registers */ 54 reg = <0x60>; 60 #size-cells = <0>; 62 reg = <0xa0000000 0x8>; 67 reg-shift = <0>; /* 8 bit registers */ 72 reg = <0x60>;
|
/Documentation/devicetree/bindings/sound/ |
D | tpa6130a2.txt | 24 reg = <0x60>;
|
/Documentation/devicetree/bindings/rtc/ |
D | microchip,pic32-rtc.txt | 18 reg = <0x1f8c0000 0x60>;
|
/Documentation/devicetree/bindings/timer/ |
D | nvidia,tegra20-timer.txt | 18 reg = <0x60005000 0x60>; 19 interrupts = <0 0 0x04 20 0 1 0x04 21 0 41 0x04 22 0 42 0x04>;
|
/Documentation/RCU/ |
D | lockdep-splat.rst | 30 rcu_scheduler_active = 1, debug_locks = 0 32 #0: (&shost->scan_mutex){+.+.}, at: [<ffffffff8145efca>] 33 scsi_scan_host_selected+0x5a/0x150 35 elevator_exit+0x22/0x60 37 cfq_exit_queue+0x43/0x190 40 Pid: 1552, comm: scsi_scan_6 Not tainted 3.0.0-rc5 #17 42 [<ffffffff810abb9b>] lockdep_rcu_dereference+0xbb/0xc0 43 [<ffffffff812b6139>] __cfq_exit_single_io_context+0xe9/0x120 44 [<ffffffff812b626c>] cfq_exit_queue+0x7c/0x190 45 [<ffffffff812a5046>] elevator_exit+0x36/0x60 [all …]
|
/Documentation/devicetree/bindings/usb/ |
D | brcm,bdc.txt | 25 reg = <0xf0b02000 0xfc4>; 26 interrupts = <0x0 0x60 0x0>; 27 phys = <&usbphy_0 0x0>;
|
/Documentation/devicetree/bindings/clock/ |
D | silabs,si5351.txt | 20 - reg: i2c device address, shall be 0x60 or 0x61. 27 - #size-cells: shall be set to 0. 31 to overwrite clock source of pll A (number=0) or B (number=1). 44 0 = multisynth N 45 1 = multisynth 0 for output clocks 0-3, else multisynth4 49 - silabs,multisynth-source: source pll A(0) or B(1) of corresponding multisynth 54 0 = clock output is driven LOW when disabled 64 #clock-cells = <0>; 73 reg = <0x60>; 75 #size-cells = <0>; [all …]
|
/Documentation/devicetree/bindings/input/touchscreen/ |
D | fsl-mx25-tcq.txt | 10 the tscadc unit (<0>). 30 reg = <0x50030400 0x60>; 32 interrupts = <0>;
|
/Documentation/devicetree/bindings/pwm/ |
D | pwm-lp3943.txt | 9 - ti,pwm0 or ti,pwm1: Output pin number(s) for PWM channel 0 or 1. 10 0 = output 0 17 PWM 0 is for RGB LED brightness control 23 reg = <0x60>; 26 * PWM 0 : output 8, 9 and 10 39 /* LEDs control with PWM 0 of LP3943 */ 44 pwms = <&pwm3943 0 10000>; 53 reg = <0x2c>;
|
/Documentation/hwmon/ |
D | tps53679.rst | 66 0x60 on I2C bus #1:: 69 # echo tps53681 0x60 > /sys/bus/i2c/devices/i2c-1/new_device 155 curr[N]_label "iout[1-2]" or "iout1.[0-5]".
|
123