Home
last modified time | relevance | path

Searched full:clocking (Results 1 – 25 of 48) sorted by relevance

12

/Documentation/sound/soc/
Dclocking.rst2 Audio Clocking
5 This text describes the audio clocking terms in ASoC and digital audio in
6 general. Note: Audio clocking can be complex!
Dindex.rst17 clocking
/Documentation/devicetree/bindings/i2c/
Di2c-mpc.txt18 - fsl,preserve-clocking : boolean; if defined, the clock settings
49 fsl,preserve-clocking;
/Documentation/devicetree/bindings/serial/
Darm,mps2-uart.txt8 Required clocking property:
Dpl011.yaml62 must correspond to the PCLK clocking the internal logic
/Documentation/devicetree/bindings/misc/
Dge-achc.txt17 - spi-max-frequency : Maximum SPI clocking speed of device in Hz, should be
Dlwn-bk4.txt17 - spi-max-frequency : Maximum SPI clocking speed of device in Hz, should be
/Documentation/devicetree/bindings/timer/
Darm,armv7m-systick.txt10 Required clocking property, have to be one of:
Darm,mps2-timer.txt10 Required clocking property, have to be one of:
/Documentation/devicetree/bindings/watchdog/
Dnuvoton,npcm-wdt.txt13 Required clocking property, have to be one of:
/Documentation/devicetree/bindings/hwmon/
Dcirrus,lochnagar.yaml17 Audio system topology, clocking and power can all be controlled through
/Documentation/devicetree/bindings/sound/
Dti,j721e-cpb-audio.yaml21 Clocking setup for j721e:
30 Clocking setup for j7200:
Dcirrus,lochnagar.yaml17 Audio system topology, clocking and power can all be controlled through
Dti,j721e-cpb-ivi-audio.yaml28 Clocking setup for 48KHz family:
35 Clocking setup for 44.1KHz family:
/Documentation/devicetree/bindings/display/
Dfaraday,tve200.txt14 - clock-names: should contain "PCLK" for the clock line clocking the
/Documentation/devicetree/bindings/net/wireless/
Dti,wlcore,spi.txt19 - spi-max-frequency : Maximum SPI clocking speed of device in Hz
Dti,wl1251.txt9 - spi-max-frequency : Maximum SPI clocking speed of device in Hz
/Documentation/admin-guide/pm/
Dcpufreq_drivers.rst94 Processor Clocking Control Driver
113 Processor Clocking Control (PCC) is an interface between the platform
129 https://acpica.org/sites/acpica/files/Processor-Clocking-Control-v1p0.pdf
184 * assumes responsibility for managing the hardware clocking controls in order
/Documentation/devicetree/bindings/phy/
Dbrcm-sata-phy.txt28 - brcm,enable-ssc: use spread spectrum clocking (SSC) on this port
/Documentation/driver-api/
Dslimbus.rst36 Framer device is responsible for clocking the bus, and transmitting frame-sync
49 responsible to select the active-framer for clocking the bus.
/Documentation/devicetree/bindings/clock/
Dti,cdce925.txt31 spectrum clocking parameters for a board.
Dcirrus,lochnagar.yaml17 Audio system topology, clocking and power can all be controlled through
/Documentation/devicetree/bindings/input/touchscreen/
Dtsc2005.txt7 - spi-max-frequency : Maximum SPI clocking speed of the device
/Documentation/devicetree/bindings/ata/
Dimx-sata.yaml59 description: if present, disable spread-spectrum clocking on the SATA link.
/Documentation/devicetree/bindings/clock/ti/davinci/
Dpsc.txt4 primarily used for clocking.

12