Home
last modified time | relevance | path

Searched +full:full +full:- +full:duplex (Results 1 – 25 of 59) sorted by relevance

123

/Documentation/networking/device_drivers/ethernet/3com/
D3c509.rst1 .. SPDX-License-Identifier: GPL-2.0
21 ethercards in Linux. These cards are commonly known by the most widely-used
22 card's 3Com model number, 3c509. They are all 10mb/s ISA-bus cards and shouldn't
23 be (but sometimes are) confused with the similarly-numbered PCI-bus "3c905"
28 - 3c509 (original ISA card)
29 - 3c509B (later revision of the ISA card; supports full-duplex)
30 - 3c589 (PCMCIA)
31 - 3c589B (later revision of the 3c589; supports full-duplex)
32 - 3c579 (EISA)
45 The driver allows boot- or load-time overriding of the card's detected IOADDR,
[all …]
Dvortex.rst1 .. SPDX-License-Identifier: GPL-2.0
20 - Andrew Morton
21 - Netdev mailing list <netdev@vger.kernel.org>
22 - Linux kernel mailing list <linux-kernel@vger.kernel.org>
28 Since kernel 2.3.99-pre6, this driver incorporates the support for the
29 3c575-series Cardbus cards which used to be handled by 3c575_cb.c.
33 - 3c590 Vortex 10Mbps
34 - 3c592 EISA 10Mbps Demon/Vortex
35 - 3c597 EISA Fast Demon/Vortex
36 - 3c595 Vortex 100baseTx
[all …]
/Documentation/devicetree/bindings/phy/
Dphy-ocelot-serdes.txt2 -------------------------------------
13 half/full-duplex and 1000Mbps in full-duplex mode while SERDES6G supports
14 10/100Mbps in half/full-duplex and 1000/2500Mbps in full-duplex mode.
19 This is a child of the HSIO syscon ("mscc,ocelot-hsio", see
24 - compatible: should be "mscc,vsc7514-serdes"
25 - #phy-cells : from the generic phy bindings, must be 2.
28 defined in dt-bindings/phy/phy-ocelot-serdes.h
33 compatible = "mscc,vsc7514-serdes";
34 #phy-cells = <2>;
39 phy-handle = <&phy_foo>;
/Documentation/spi/
Dspidev.rst5 SPI devices have a limited userspace API, supporting basic half-duplex
7 full duplex transfers and device I/O configuration are also available.
19 * Prototyping in an environment that's not crash-prone; stray pointers
73 Since this is a standard Linux device driver -- even though it just happens
74 to expose a low level API to userspace -- it can be associated with any number
84 Standard read() and write() operations are obviously only half-duplex, and
85 the chipselect is deactivated between those operations. Full-duplex access,
86 and composite operation without chipselect de-activation, is available using
103 which will return (RD) or assign (WR) the full SPI transfer mode,
109 transfer SPI words. Zero indicates MSB-first; other values indicate
[all …]
/Documentation/networking/device_drivers/ethernet/intel/
De1000.rst1 .. SPDX-License-Identifier: GPL-2.0+
8 Copyright(c) 1999 - 2013 Intel Corporation.
13 - Identifying Your Adapter
14 - Command Line Parameters
15 - Speed and Duplex Configuration
16 - Additional Configurations
17 - Support
40 For more information about the AutoNeg, Duplex, and Speed
41 parameters, see the "Speed and Duplex Configuration" section in
50 -------
[all …]
/Documentation/devicetree/bindings/net/dsa/
Dqca8k.txt5 - compatible: should be one of:
9 - #size-cells: must be 0
10 - #address-cells: must be 1
14 - reset-gpios: GPIO to be used to reset the whole device
20 mdio-bus each subnode describing a port needs to have a valid phandle
24 Don't use mixed external and internal mdio-bus configurations, as this is
31 - fixed-link : Fixed-link subnode describing a link to a non-MDIO
33 Documentation/devicetree/bindings/net/fixed-link.txt
36 For QCA8K the 'fixed-link' sub-node supports only the following properties:
38 - 'speed' (integer, mandatory), to indicate the link speed. Accepted
[all …]
Dksz.txt6 - compatible: For external switch chips, compatible string must be exactly one
8 - "microchip,ksz8765"
9 - "microchip,ksz8794"
10 - "microchip,ksz8795"
11 - "microchip,ksz9477"
12 - "microchip,ksz9897"
13 - "microchip,ksz9896"
14 - "microchip,ksz9567"
15 - "microchip,ksz8565"
16 - "microchip,ksz9893"
[all …]
Db53.txt6 - compatible: For external switch chips, compatible string must be exactly one
18 "brcm,bcm11360-srab" and the mandatory "brcm,cygnus-srab" string
21 "brcm,bcm53010-srab"
22 "brcm,bcm53011-srab"
23 "brcm,bcm53012-srab"
24 "brcm,bcm53018-srab"
25 "brcm,bcm53019-srab" and the mandatory "brcm,bcm5301x-srab" string
28 "brcm,bcm11404-srab"
29 "brcm,bcm11407-srab"
30 "brcm,bcm11409-srab"
[all …]
Docelot.txt5 -----
9 - VSC9959 (Felix)
10 - VSC9953 (Seville)
13 larger ENETC root complex. As a result, the ethernet-switch node is a sub-node
25 For the external switch ports, depending on board configuration, "phy-mode" and
26 "phy-handle" are populated by board specific device tree instances. Ports 4 and
32 By default, in fsl-ls1028a.dtsi, the NPI port is assigned to the internal
39 Any port can be disabled (and in fsl-ls1028a.dtsi, they are indeed all disabled
40 by default, and should be enabled on a per-board basis). But if any external
53 * phy_mode = "2500base-x": on ports 0, 1, 2, 3
[all …]
Dmt7530.txt6 - compatible: may be compatible = "mediatek,mt7530"
9 - #address-cells: Must be 1.
10 - #size-cells: Must be 0.
11 - mediatek,mcm: Boolean; if defined, indicates that either MT7530 is the part
12 on multi-chip module belong to MT7623A has or the remotely standalone
17 - core-supply: Phandle to the regulator node necessary for the core power.
18 - io-supply: Phandle to the regulator node necessary for the I/O power.
19 See Documentation/devicetree/bindings/regulator/mt6323-regulator.txt
24 - reset-gpios: Should be a gpio specifier for a reset line.
28 - resets : Phandle pointing to the system reset controller with
[all …]
Dvitesse,vsc73xx.txt9 Vitesse VSC7385 SparX-G5 5+1-port Integrated Gigabit Ethernet Switch
10 Vitesse VSC7388 SparX-G8 8-port Integrated Gigabit Ethernet Switch
11 Vitesse VSC7395 SparX-G5e 5+1-port Integrated Gigabit Ethernet Switch
12 Vitesse VSC7398 SparX-G8e 8-port Integrated Gigabit Ethernet Switch
17 reside inside a SPI bus device tree node, see spi/spi-bus.txt
19 When the chip is connected to a parallel memory bus and work in memory-mapped
25 - compatible: must be exactly one of:
30 - gpio-controller: indicates that this switch is also a GPIO controller,
32 - #gpio-cells: this must be set to <2> and indicates that we are a twocell
37 - reset-gpios: a handle to a GPIO line that can issue reset of the chip.
[all …]
Dar9331.txt1 Atheros AR9331 built-in switch
4 It is a switch built-in to Atheros AR9331 WiSoC and addressable over internal
5 MDIO bus. All PHYs are built-in as well.
9 - compatible: should be: "qca,ar9331-switch"
10 - reg: Address on the MII bus for the switch.
11 - resets : Must contain an entry for each entry in reset-names.
12 - reset-names : Must include the following entries: "switch"
13 - interrupt-parent: Phandle to the parent interrupt controller
14 - interrupts: IRQ line for the switch
15 - interrupt-controller: Indicates the switch is itself an interrupt
[all …]
/Documentation/networking/device_drivers/ethernet/dlink/
Ddl2k.rst1 .. SPDX-License-Identifier: GPL-2.0
4 D-Link DL2000-based Gigabit Ethernet Adapter Installation
11 - Compatibility List
12 - Quick Install
13 - Compiling the Driver
14 - Installing the Driver
15 - Option parameter
16 - Configuration Script Sample
17 - Troubleshooting
25 - D-Link DGE-550T Gigabit Ethernet Adapter.
[all …]
/Documentation/networking/device_drivers/ethernet/ti/
Dtlan.rst1 .. SPDX-License-Identifier: GPL-2.0
9 (C) 1997-1998 Caldera, Inc.
13 (C) 1999-2001 Torben Mathiasen <tmm@image.dk, torben.mathiasen@compaq.com>
41 108d 0012 Olicom OC-2325
42 108d 0013 Olicom OC-2183
43 108d 0014 Olicom OC-2326
81 3. You can set duplex=1 to force half duplex, and duplex=2 to
82 force full duplex.
89 5. You have to use speed=X duplex=Y together now. If you just
90 do "insmod tlan.o speed=100" the driver will do Auto-Neg.
[all …]
/Documentation/networking/device_drivers/ethernet/dec/
Dde4x5.rst1 .. SPDX-License-Identifier: GPL-2.0
10 - DE425 TP/COAX EISA
11 - DE434 TP PCI
12 - DE435 TP/COAX/AUI PCI
13 - DE450 TP/COAX/AUI PCI
14 - DE500 10/100 PCI Fasternet
20 - DC21040 (no SROM)
21 - DC21041[A]
22 - DC21140[A]
23 - DC21142
[all …]
Ddmfe.rst1 .. SPDX-License-Identifier: GPL-2.0
26 dmfe: Davicom DM9xxx net driver, version 1.36.4 (2002-01-17)
35 insmod dmfe mode=0 # Force 10M Half Duplex
36 insmod dmfe mode=1 # Force 100M Half Duplex
37 insmod dmfe mode=4 # Force 10M Full Duplex
38 insmod dmfe mode=5 # Force 100M Full Duplex
56 - Implement pci_driver::suspend() and pci_driver::resume() power management methods.
57 - Check on 64 bit boxes.
58 - Check and fix on big endian boxes.
59 - Test and make sure PCI latency is now correct for all cases.
[all …]
/Documentation/devicetree/bindings/net/
Dethernet-controller.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/net/ethernet-controller.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - David S. Miller <davem@davemloft.net>
16 local-mac-address:
19 $ref: /schemas/types.yaml#definitions/uint8-array
21 - minItems: 6
24 mac-address:
29 local-mac-address property.
[all …]
Dqca,ar71xx.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - $ref: ethernet-controller.yaml#
13 - Oleksij Rempel <o.rempel@pengutronix.de>
18 - items:
19 - enum:
20 - qca,ar7100-eth # Atheros AR7100
21 - qca,ar7240-eth # Atheros AR7240
22 - qca,ar7241-eth # Atheros AR7241
[all …]
Dmicrel.txt7 - micrel,led-mode : LED mode value to set for PHYs with configurable LEDs.
22 - micrel,rmii-reference-clock-select-25-mhz: RMII Reference Clock Select
29 non-standard, inverted function of this configuration bit.
30 Specifically, a clock reference ("rmii-ref" below) is always needed to
33 - clocks, clock-names: contains clocks according to the common clock bindings.
36 - KSZ8021, KSZ8031, KSZ8081, KSZ8091: "rmii-ref": The RMII reference
39 - micrel,fiber-mode: If present the PHY is configured to operate in fiber mode
46 In fiber mode, auto-negotiation is disabled and the PHY can only work in
47 100base-fx (full and half duplex) modes.
/Documentation/devicetree/bindings/spi/
Dicpdas-lp8841-spi-rtc.txt1 * ICP DAS LP-8841 SPI Controller for RTC
3 ICP DAS LP-8841 contains a DS-1302 RTC. RTC is connected to an IO
6 The device uses the standard MicroWire half-duplex transfer timing.
13 - #address-cells: should be 1
15 - #size-cells: should be 0
17 - compatible: should be "icpdas,lp8841-spi-rtc"
19 - reg: should provide IO memory address
23 - There can be only one slave device.
25 - The spi slave node should claim the following flags which are
28 - spi-3wire: The master itself has only 3 wire. It cannor work in
[all …]
Dspi-pl022.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/spi/spi-pl022.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Linus Walleij <linus.walleij@linaro.org>
13 - $ref: "spi-controller.yaml#"
22 - compatible
27 - const: arm,pl022
28 - const: arm,primecell
39 clock-names:
[all …]
Dst,stm32-spi.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/spi/st,stm32-spi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 the Serial Peripheral Interface. It supports full-duplex, half-duplex and
13 from 4 to 32-bit data size.
16 - Erwan Leray <erwan.leray@st.com>
17 - Fabrice Gasnier <fabrice.gasnier@st.com>
20 - $ref: "spi-controller.yaml#"
21 - if:
[all …]
/Documentation/driver-api/
Dspi.rst7 often in the range of 1-20 MHz), a "Master Out, Slave In" (MOSI) data
8 line, and a "Master In, Slave Out" (MISO) data line. SPI is a full
9 duplex protocol; for each bit shifted out the MOSI line (one per clock)
12 additional chipselect line is usually active-low (nCS); four signals are
33 board-specific initialization code. A :c:type:`struct spi_driver
42 which wraps a full duplex SPI transfer. A variety of protocol tweaking
46 .. kernel-doc:: include/linux/spi/spi.h
49 .. kernel-doc:: drivers/spi/spi.c
52 .. kernel-doc:: drivers/spi/spi.c
/Documentation/devicetree/bindings/serial/
Dfsl,s32-linflexuart.txt4 support for full-duplex UART communication through 8-bit and 9-bit frames.
9 - compatible :
10 - "fsl,s32v234-linflexuart" for LINFlexD configured in UART mode, which
12 - reg : Address and length of the register set for the device
13 - interrupts : Should contain uart interrupt
17 compatible = "fsl,s32v234-linflexuart";
/Documentation/ABI/testing/
Dsysfs-bus-pci-drivers-xhci_hcd5 xHCI compatible USB host controllers (i.e. super-speed
9 the equivalent of a very high performance full-duplex

123