Home
last modified time | relevance | path

Searched full:mx7ulp (Results 1 – 9 of 9) sorted by relevance

/Documentation/devicetree/bindings/dma/
Dfsl-edma.txt12 - "fsl,imx7ulp-edma" for eDMA2 used similar to that on i.mx7ulp
20 interrupt-names on vf610 similar SoC. But for i.mx7ulp per channel
23 i.mx7ulp for clean on dts.
34 Note: No dmamux0 on i.mx7ulp, but another 'dma' clk added on i.mx7ulp.
43 on i.mx7ulp similar SoC:
92 }; /* i.mx7ulp */
/Documentation/devicetree/bindings/clock/
Dimx7ulp-scg-clock.yaml7 title: Clock bindings for Freescale i.MX7ULP System Clock Generation (SCG) modules
13 i.MX7ULP Clock functions are under joint control of the System
38 i.MX7ULP clock IDs of each module.
Dimx7ulp-pcc-clock.yaml7 title: Clock bindings for Freescale i.MX7ULP Peripheral Clock Control (PCC) modules
13 i.MX7ULP Clock functions are under joint control of the System
35 i.MX7ULP clock IDs of each module.
/Documentation/devicetree/bindings/pinctrl/
Dfsl,imx7ulp-pinctrl.txt1 * Freescale i.MX7ULP IOMUX Controller
23 Please refer to i.MX7ULP Reference Manual for detailed
/Documentation/devicetree/bindings/arm/freescale/
Dfsl,imx7ulp-sim.yaml7 title: Freescale i.MX7ULP System Integration Module
Dfsl,imx7ulp-pm.yaml7 title: Freescale i.MX7ULP Power Management Components
/Documentation/devicetree/bindings/watchdog/
Dfsl-imx7ulp-wdt.yaml7 title: Freescale i.MX7ULP Watchdog Timer (WDT) Controller
/Documentation/devicetree/bindings/nvmem/
Dimx-ocotp.yaml15 i.MX7D/S, i.MX7ULP, i.MX8MQ, i.MX8MM, i.MX8MN and i.MX8MP SoCs.
/Documentation/devicetree/bindings/arm/
Dfsl.yaml395 - description: i.MX7ULP based Boards
398 - ea,imx7ulp-com # i.MX7ULP Embedded Artists COM Board
399 - fsl,imx7ulp-evk # i.MX7ULP Evaluation Kit