Home
last modified time | relevance | path

Searched full:scl (Results 1 – 25 of 33) sorted by relevance

12

/Documentation/devicetree/bindings/i2c/
Di2c-gpio.yaml28 scl-gpios:
30 gpio used for the scl signal, this should be flagged as
36 i2c-gpio,scl-output-only:
37 description: scl as output only
52 description: sda and scl gpio, alternative for {sda,scl}-gpios
61 i2c-gpio,scl-open-drain:
65 GPIO line used for SCL into open drain mode, and that something is not
71 - scl-gpios
Di2c-rk3x.yaml76 SCL frequency to use (in Hz). If omitted, 100kHz is used.
78 i2c-scl-rising-time-ns:
81 Number of nanoseconds the SCL signal takes to rise
86 i2c-scl-falling-time-ns:
89 Number of nanoseconds the SCL signal takes to fall
98 (t(f) in the I2C specification). If not specified we will use the SCL
134 i2c-scl-falling-time-ns = <100>;
135 i2c-scl-rising-time-ns = <800>;
Di2c.txt37 - i2c-scl-falling-time-ns
38 Number of nanoseconds the SCL signal takes to fall; t(f) in the I2C
41 - i2c-scl-internal-delay-ns
42 Number of nanoseconds the IP core additionally needs to setup SCL.
44 - i2c-scl-rising-time-ns
45 Number of nanoseconds the SCL signal takes to rise; t(r) in the I2C
76 add extra pinctrl to configure SCL/SDA pins to GPIO function for bus
79 - scl-gpios
80 specify the gpio related to SCL pin. Used for GPIO bus recovery.
Di2c-st.txt17 - st,i2c-min-scl-pulse-width-us : The minimum valid SCL pulse width that is
39 st,i2c-min-scl-pulse-width-us = <0>;
Dst,stm32-i2c.yaml23 i2c-scl-rising-time-ns:
26 i2c-scl-falling-time-ns:
140 i2c-scl-rising-time-ns = <185>;
141 i2c-scl-falling-time-ns = <20>;
Di2c-at91.txt31 - scl-gpios: specify the gpio related to SCL pin
76 scl-gpios = <&pioA 31 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
Drenesas,i2c.txt52 - i2c-scl-falling-time-ns: see i2c.txt
53 - i2c-scl-internal-delay-ns: see i2c.txt
54 - i2c-scl-rising-time-ns: see i2c.txt
Dsnps,designware-i2c.yaml75 i2c-scl-falling-time-ns:
78 The property should contain the SCL falling time in nanoseconds.
128 i2c-scl-falling-time-ns = <300>;
Di2c-s3c2410.txt20 - gpios: The order of the gpios should be the following: <SDA, SCL>.
45 &gpd1 3 0 /* SCL */>;
Di2c-imx.yaml75 scl-gpios:
/Documentation/i2c/
Dgpio-fault-injection.rst20 "scl"
23 By reading this file, you get the current state of SCL. By writing, you can
25 "echo 0 > scl" you force SCL low and thus, no communication will be possible
27 the condition of SCL being unresponsive and report an error to the upper
62 being pulled low by the device while SCL is high. So, similar to the "sda" file
65 SDA after toggling SCL.
81 register 0x00 (if it has registers) when further clock pulses happen on SCL.
99 Arbitration lost is achieved by waiting for SCL going down by the master under
104 should be detected beforehand. Also note, that SCL going down is monitored
129 Start of a transfer is detected by waiting for SCL going down by the master
/Documentation/devicetree/bindings/i3c/
Dcdns,i3c-master.txt21 - i2c-scl-hz
22 - i3c-scl-hz
37 i2c-scl-hz = <100000>;
Di3c.txt24 - i3c-scl-hz: frequency of the SCL signal used for I3C transfers.
27 - i2c-scl-hz: frequency of the SCL signal used for I2C transfers.
53 frequency on SCL
118 i2c-scl-hz = <100000>;
Dsnps,dw-i3c-master.txt20 - i2c-scl-hz
21 - i3c-scl-hz
/Documentation/devicetree/bindings/iio/temperature/
Dtmp007.txt15 0 SCL 0x43
19 1 SCL 0x47
Dmlx90614.txt15 is no need for a GPIO driving the SCL line. If no GPIO is given, power
/Documentation/devicetree/bindings/pinctrl/
Dcirrus,lochnagar.yaml116 dsp-dmicdat1, dsp-dmicclk2, dsp-dmicdat2, i2c2-scl,
117 i2c2-sda, i2c3-scl, i2c3-sda, i2c4-scl, i2c4-sda,
145 i2c2-scl, i2c2-sda, i2c3-scl, i2c3-sda, i2c4-scl,
Dfsl,imx7d-pinctrl.txt58 any of the iomux controllers. For example the I2C1 IP can use SCL pad from
/Documentation/i2c/muxes/
Di2c-mux-gpio.rst16 | | SCL/SDA | |-------------- | |
25 SCL/SDA of the master I2C bus is multiplexed to bus segment 1..M
/Documentation/devicetree/bindings/display/panel/
Draspberrypi,7inch-touchscreen.yaml56 scl-gpios = <&gpio 28 0>;
/Documentation/i2c/busses/
Di2c-parport.rst57 SCL ----------x--------o |-----------x------------------- pin 2
97 - Obviously you cannot read SCL (so it's not really standard-compliant).
112 SCL ----------x--------x--| o---x------------------------ pin 15
Di2c-mlxcpld.rst35 Configure the width of I2C SCL half clock cycle (in 4 LPC_CLK
/Documentation/ABI/testing/
Dsysfs-bus-i3c29 The frequency (expressed in Hz) of the SCL signal when
36 The frequency (expressed in Hz) of the SCL signal when
/Documentation/driver-api/
Di2c.rst8 the same bus. I2C only needs two signals (SCL for clock, SDA for data),
/Documentation/devicetree/bindings/mfd/
Das3722.txt21 i2c scl/sda pins. Missing this will disable internal pullup on i2c
22 scl/sda lines.

12