Searched +full:hfront +full:- +full:porch (Results 1 – 19 of 19) sorted by relevance
/Documentation/devicetree/bindings/display/panel/ |
D | display-timings.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/panel/display-timings.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com> 12 - Sam Ravnborg <sam@ravnborg.org> 17 The display-timings node makes it possible to specify the timings 22 const: display-timings 24 native-mode: [all …]
|
D | panel-timing.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/panel/panel-timing.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Sam Ravnborg <sam@ravnborg.org> 20 +----------+-------------------------------------+----------+-------+ 24 +----------#######################################----------+-------+ 27 | hback # | # hfront | hsync | 28 | porch # | hactive # porch | len | [all …]
|
D | sgd,gktw70sdae4se.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Neil Armstrong <narmstrong@baylibre.com> 11 - Thierry Reding <thierry.reding@gmail.com> 14 - $ref: lvds.yaml# 19 - const: sgd,gktw70sdae4se 20 - {} # panel-lvds, but not listed here to avoid false select 22 data-mapping: 23 const: jeida-18 [all …]
|
D | panel-dpi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/panel/panel-dpi.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Sam Ravnborg <sam@ravnborg.org> 13 - $ref: panel-common.yaml# 18 Shall contain a panel specific compatible and "panel-dpi" 21 - {} 22 - const: panel-dpi 25 enable-gpios: true [all …]
|
D | advantech,idk-1110wr.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/panel/advantech,idk-1110wr.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Advantech IDK-1110WR 10.1" WSVGA LVDS Display Panel 10 - Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> 11 - Thierry Reding <thierry.reding@gmail.com> 14 - $ref: lvds.yaml# 19 - const: advantech,idk-1110wr 20 - {} # panel-lvds, but not listed here to avoid false select [all …]
|
D | mitsubishi,aa121td01.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Laurent Pinchart <laurent.pinchart@ideasonboard.com> 11 - Thierry Reding <thierry.reding@gmail.com> 14 - $ref: lvds.yaml# 19 - const: mitsubishi,aa121td01 20 - {} # panel-lvds, but not listed here to avoid false select 22 vcc-supply: 25 data-mapping: [all …]
|
D | mitsubishi,aa104xd12.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Laurent Pinchart <laurent.pinchart@ideasonboard.com> 11 - Thierry Reding <thierry.reding@gmail.com> 14 - $ref: lvds.yaml# 19 - const: mitsubishi,aa104xd12 20 - {} # panel-lvds, but not listed here to avoid false select 22 vcc-supply: 25 data-mapping: [all …]
|
D | samsung,s6e8aa0.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Andrzej Hajda <a.hajda@samsung.com> 13 - $ref: panel-common.yaml# 20 reset-gpios: true 21 display-timings: true 23 vdd3-supply: 26 vci-supply: 29 power-on-delay: [all …]
|
D | samsung,ld9040.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 spi/spi-controller.yaml 14 - Andrzej Hajda <a.hajda@samsung.com> 17 - $ref: panel-common.yaml# 23 display-timings: true 26 reset-gpios: true 28 vdd3-supply: 31 vci-supply: [all …]
|
D | advantech,idk-2121wr.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/panel/advantech,idk-2121wr.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Advantech IDK-2121WR 21.5" Full-HD dual-LVDS panel 10 - Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> 11 - Thierry Reding <thierry.reding@gmail.com> 14 The IDK-2121WR from Advantech is a Full-HD dual-LVDS panel. 15 A dual-LVDS interface is a dual-link connection with even pixels traveling 20 dual-lvds-odd-pixels or dual-lvds-even-pixels). [all …]
|
/Documentation/devicetree/bindings/display/ |
D | wm,wm8505-fb.txt | 2 ----------------------------------------------------- 5 - compatible : "wm,wm8505-fb" 6 - reg : Should contain 1 register ranges(address and length) 7 - bits-per-pixel : bit depth of framebuffer (16 or 32) 10 - display-timings: see display-timing.txt for information 15 compatible = "wm,wm8505-fb"; 17 bits-per-pixel = <16>; 19 display-timings { 20 native-mode = <&timing0>; 22 clock-frequency = <0>; /* unused but required */ [all …]
|
D | via,vt8500-fb.txt | 2 ----------------------------------------------------- 5 - compatible : "via,vt8500-fb" 6 - reg : Should contain 1 register ranges(address and length) 7 - interrupts : framebuffer controller interrupt 8 - bits-per-pixel : bit depth of framebuffer (16 or 32) 11 - display-timings: see display-timing.txt for information 16 compatible = "via,vt8500-fb"; 19 bits-per-pixel = <16>; 21 display-timings { 22 native-mode = <&timing0>; [all …]
|
D | cirrus,clps711x-fb.txt | 4 - compatible: Shall contain "cirrus,ep7209-fb". 5 - reg : Physical base address and length of the controller's registers + 7 - clocks : phandle + clock specifier pair of the FB reference clock. 8 - display : phandle to a display node as described in 9 Documentation/devicetree/bindings/display/panel/display-timing.txt. 11 - bits-per-pixel: Bits per pixel. 12 - ac-prescale : LCD AC bias frequency. This frequency is the required 14 - cmap-invert : Invert the color levels (Optional). 17 - lcd-supply: Regulator for LCD supply voltage. 21 compatible = "cirrus,ep7312-fb", "cirrus,ep7209-fb"; [all …]
|
D | atmel,lcdc.txt | 2 ----------------------------------------------------- 5 - compatible : 6 "atmel,at91sam9261-lcdc" , 7 "atmel,at91sam9263-lcdc" , 8 "atmel,at91sam9g10-lcdc" , 9 "atmel,at91sam9g45-lcdc" , 10 "atmel,at91sam9g45es-lcdc" , 11 "atmel,at91sam9rl-lcdc" , 12 "atmel,at32ap-lcdc" 13 - reg : Should contain 1 register ranges(address and length). [all …]
|
D | mxsfb.txt | 6 - compatible: Should be "fsl,imx23-lcdif" for i.MX23. 7 Should be "fsl,imx28-lcdif" for i.MX28. 8 Should be "fsl,imx6sx-lcdif" for i.MX6SX. 9 Should be "fsl,imx8mq-lcdif" for i.MX8MQ. 10 - reg: Address and length of the register set for LCDIF 11 - interrupts: Should contain LCDIF interrupt 12 - clocks: A list of phandle + clock-specifier pairs, one for each 13 entry in 'clock-names'. 14 - clock-names: A list of clock names. For MXSFB it should contain: 15 - "pix" for the LCDIF block clock [all …]
|
D | arm,pl11x.txt | 7 - compatible: must be one of: 11 - reg: base address and size of the control registers block 13 - interrupt-names: either the single entry "combined" representing a 18 - interrupts: contains an interrupt specifier for each entry in 19 interrupt-names 21 - clock-names: should contain "clcdclk" and "apb_pclk" 23 - clocks: contains phandle and clock specifier pairs for the entries 24 in the clock-names property. See 25 Documentation/devicetree/bindings/clock/clock-bindings.txt 29 - memory-region: phandle to a node describing memory (see [all …]
|
/Documentation/devicetree/bindings/display/imx/ |
D | fsl,imx-fb.txt | 6 - compatible : "fsl,<chip>-fb", chip should be imx1 or imx21 7 - reg : Should contain 1 register ranges(address and length) 8 - interrupts : One interrupt of the fb dev 11 - display: Phandle to a display node as described in 12 Documentation/devicetree/bindings/display/panel/display-timing.txt 14 - bits-per-pixel: Bits per pixel 15 - fsl,pcr: LCDC PCR value 17 - fsl,aus-mode: boolean to enable AUS mode (only for imx21) 20 - lcd-supply: Regulator for LCD supply voltage. 21 - fsl,dmacr: DMA Control Register value. This is optional. By default, the [all …]
|
/Documentation/devicetree/bindings/display/tilcdc/ |
D | panel.txt | 1 Device-Tree bindings for tilcdc DRM generic panel output driver 4 - compatible: value should be "ti,tilcdc,panel". 5 - panel-info: configuration info to configure LCDC correctly for the panel 6 - ac-bias: AC Bias Pin Frequency 7 - ac-bias-intrpt: AC Bias Pin Transitions per Interrupt 8 - dma-burst-sz: DMA burst size 9 - bpp: Bits per pixel 10 - fdd: FIFO DMA Request Delay 11 - sync-edge: Horizontal and Vertical Sync Edge: 0=rising 1=falling 12 - sync-ctrl: Horizontal and Vertical Sync: Control: 0=ignore [all …]
|
/Documentation/devicetree/bindings/display/exynos/ |
D | exynos_dp.txt | 5 -dp-controller node 6 -dptx-phy node(defined inside dp-controller node) 8 For the DP-PHY initialization, we use the dptx-phy node. 9 Required properties for dptx-phy: deprecated, use phys and phy-names 10 -reg: deprecated 12 -samsung,enable-mask: deprecated 13 The bit-mask used to enable/disable DP PHY. 15 For the Panel initialization, we read data from dp-controller node. 16 Required properties for dp-controller: 17 -compatible: [all …]
|