Searched full:independent (Results 1 – 25 of 234) sorted by relevance
12345678910
/Documentation/devicetree/bindings/net/ |
D | xilinx_gmii2rgmii.txt | 4 The Gigabit Media Independent Interface (GMII) to Reduced Gigabit Media 5 Independent Interface (RGMII) core provides the RGMII between RGMII-compliant
|
D | ti,cpsw-switch.yaml | 16 gigabit media independent interface (GMII),reduced gigabit media 17 independent interface (RGMII), reduced media independent interface (RMII),
|
D | ti,dp83867.yaml | 24 IEEE 802.3 Standard Media Independent Interface (MII), the IEEE 802.3 Gigabit 25 Media Independent Interface (GMII) or Reduced GMII (RGMII).
|
/Documentation/netlabel/ |
D | introduction.rst | 45 independent interface to the underlying NetLabel protocol engines. In addition 47 LSM independent which should allow multiple LSMs to leverage the same code
|
/Documentation/devicetree/bindings/clock/ |
D | lpc1850-cgu.txt | 3 The CGU generates multiple independent clocks for the core and the 4 peripheral blocks of the LPC18xx. Each independent clock is called 12 stages. Each output stage provides an independent clock source and
|
D | ti,cdce706.txt | 15 configuration. Use clk_in0 and clk_in1 in case of independent
|
/Documentation/fb/ |
D | internals.rst | 25 Device independent unchangeable information about a frame buffer device and 31 Device independent changeable information about a frame buffer device and a 38 Device independent colormap information. You can get and set the colormap
|
/Documentation/devicetree/bindings/rtc/ |
D | rtc-mt6397.txt | 3 MediaTek PMIC based RTC is an independent function of MediaTek PMIC that works
|
/Documentation/devicetree/bindings/arm/ |
D | arm-dsu-pmu.txt | 6 the operations of the DSU. The PMU provides independent 32bit counters that
|
/Documentation/admin-guide/media/ |
D | cardlist.rst | 14 The PCI and USB drivers, however, are independent of the system's board,
|
/Documentation/hwmon/ |
D | pwm-fan.rst | 5 generic PWM interface thus it is hardware independent. It can be used on
|
/Documentation/devicetree/bindings/regulator/ |
D | max77650-regulator.yaml | 20 three independent power rails.
|
/Documentation/devicetree/bindings/mmc/ |
D | marvell,xenon-sdhci.txt | 6 Each SDHC is independent and owns independent resources, such as register sets, 8 Each SDHC should have an independent device tree node.
|
/Documentation/admin-guide/perf/ |
D | hisi-pmu.rst | 5 The HiSilicon SoC chip includes various independent system device PMUs 7 independent and have hardware logic to gather statistics and performance
|
D | arm_dsu_pmu.rst | 8 etc, using 32bit independent counters. It also provides a 64bit cycle counter.
|
/Documentation/userspace-api/media/mediactl/ |
D | media-controller-intro.rst | 13 Independent functions, even when implemented in the same hardware, can
|
/Documentation/devicetree/bindings/firmware/ |
D | intel,ixp4xx-network-processing-engine.yaml | 19 device node since they are not independent of each other.
|
/Documentation/devicetree/bindings/watchdog/ |
D | st,stm32-iwdg.yaml | 7 title: STMicroelectronics STM32 Independent WatchDoG (IWDG) bindings
|
/Documentation/devicetree/bindings/timer/ |
D | renesas,ostm.yaml | 18 Channels are independent from each other.
|
D | renesas,tmu.txt | 7 are independent. The TMU hardware supports up to three channels.
|
/Documentation/devicetree/bindings/mailbox/ |
D | amlogic,meson-gxbb-mhu.yaml | 15 that has 3 independent channels/links to communicate with remote processor(s).
|
/Documentation/driver-api/media/ |
D | dtv-demux.rst | 10 registering low-level, hardware specific driver to a hardware independent 57 registered and used independent of each other. As an example, it is possible
|
/Documentation/filesystems/ |
D | devpts.rst | 8 and their indicies allocated in one mount are independent from ptys
|
/Documentation/devicetree/bindings/mtd/ |
D | lpc32xx-mlc.txt | 11 Hz, to make them independent of actual clock speed and to provide for good
|
/Documentation/devicetree/bindings/leds/ |
D | leds-is31fl32xx.txt | 4 constant-current channels, each with independent 256-level PWM control.
|
12345678910