| /Documentation/devicetree/bindings/fuse/ |
| D | nvidia,tegra20-fuse.txt | 4 - compatible : For Tegra20, must contain "nvidia,tegra20-efuse". For Tegra30,
5 must contain "nvidia,tegra30-efuse". For Tegra114, must contain
6 "nvidia,tegra114-efuse". For Tegra124, must contain "nvidia,tegra124-efuse".
7 For Tegra132 must contain "nvidia,tegra132-efuse", "nvidia,tegra124-efuse".
8 For Tegra210 must contain "nvidia,tegra210-efuse". For Tegra186 must contain
9 "nvidia,tegra186-efuse". For Tegra194 must contain "nvidia,tegra194-efuse".
10 For Tegra234 must contain "nvidia,tegra234-efuse".
21 - clocks: Must contain an entry for each entry in clock-names.
23 - clock-names: Must include the following entries:
25 - resets: Must contain an entry for each entry in reset-names.
[all …]
|
| /Documentation/arm64/ |
| D | booting.rst | 50 The device tree blob (dtb) must be placed on an 8-byte boundary and must
52 using blocks of up to 2 megabytes in size, it must not be placed within
53 any 2M region which must be mapped with any specific attributes.
103 little-endian and must be respected. Where image_size is zero,
134 The Image must be placed text_offset bytes from a 2MB aligned base
138 At least image_size bytes from the start of the image must be free for
144 If an initrd/initramfs is passed to the kernel at boot, it must reside
153 Before jumping into the kernel, the following conditions must be met:
168 All forms of interrupts must be masked in PSTATE.DAIF (Debug, SError,
170 The CPU must be in either EL2 (RECOMMENDED in order to have access to
[all …]
|
| /Documentation/devicetree/bindings/spi/ |
| D | spi-img-spfi.txt | 4 - compatible: Must be "img,spfi".
5 - reg: Must contain the base address and length of the SPFI registers.
6 - interrupts: Must contain the SPFI interrupt.
7 - clocks: Must contain an entry for each entry in clock-names.
9 - clock-names: Must include the following entries:
12 - dmas: Must contain an entry for each entry in dma-names.
14 - dma-names: Must include the following entries:
17 - cs-gpios: Must specify the GPIOs used for chipselect lines.
18 - #address-cells: Must be 1.
19 - #size-cells: Must be 0.
|
| D | qcom,spi-geni-qcom.txt | 11 - compatible: Must contain "qcom,geni-spi".
12 - reg: Must contain SPI register location and length.
13 - interrupts: Must contain SPI controller interrupts.
14 - clock-names: Must contain "se".
16 - #address-cells: Must be <1> to define a chip select address on
18 - #size-cells: Must be <0>.
20 SPI Controller nodes must be child of GENI based Qualcomm Universal
24 SPI slave nodes must be children of the SPI master node and conform to SPI bus
|
| /Documentation/devicetree/bindings/usb/ |
| D | nvidia,tegra124-xusb.txt | 9 - compatible: Must be:
14 - reg: Must contain the base and length of the xHCI host registers, XUSB FPCI
16 - reg-names: Must contain the following entries:
20 - interrupts: Must contain the xHCI host interrupt and the mailbox interrupt.
21 - clocks: Must contain an entry for each entry in clock-names.
23 - clock-names: Must include the following entries:
35 - resets: Must contain an entry for each entry in reset-names.
37 - reset-names: Must include the following entries:
46 - avddio-pex-supply: PCIe/USB3 analog logic power supply. Must supply 1.05 V.
47 - dvddio-pex-supply: PCIe/USB3 digital logic power supply. Must supply 1.05 V.
[all …]
|
| D | nvidia,tegra20-ehci.txt | 9 - compatible : For Tegra20, must contain "nvidia,tegra20-ehci".
10 For Tegra30, must contain "nvidia,tegra30-ehci". Otherwise, must contain
14 - clocks : Must contain one entry, for the module clock.
16 - resets : Must contain an entry for each entry in reset-names.
18 - reset-names : Must include the following entries:
|
| /Documentation/devicetree/bindings/phy/ |
| D | phy-cadence-sierra.txt | 5 - compatible: Must be "cdns,sierra-phy-t0" for Sierra in Cadence platform
6 Must be "ti,sierra-phy-t0" for Sierra in TI's J721E SoC.
7 - resets: Must contain an entry for each in reset-names.
9 - reset-names: Must include "sierra_reset" and "sierra_apb".
10 "sierra_reset" must control the reset line to the PHY.
11 "sierra_apb" must control the reset line to the APB PHY
14 - #address-cells: Must be 1
15 - #size-cells: Must be 0
18 - clocks: Must contain an entry in clock-names.
20 - clock-names: Must contain "cmn_refclk_dig_div" and
[all …]
|
| D | rockchip-pcie-phy.txt | 6 - clocks: Must contain an entry in clock-names.
8 - clock-names: Must be "refclk"
9 - resets: Must contain an entry in reset-names.
11 - reset-names: Must be "phy"
14 - #phy-cells: must be 0
17 - #phy-cells: must be 1
|
| D | pistachio-usb-phy.txt | 6 - compatible: Must be "img,pistachio-usb-phy".
7 - #phy-cells: Must be 0. See ./phy-bindings.txt for details.
8 - clocks: Must contain an entry for each entry in clock-names.
10 - clock-names: Must include "usb_phy".
11 - img,cr-top: Must constain a phandle to the CR_TOP syscon node.
17 - phy-supply: USB VBUS supply. Must supply 5.0V.
|
| /Documentation/devicetree/bindings/net/ |
| D | brcm,unimac-mdio.txt | 10 - reg-names: name(s) of the register must be "mdio" and optional "mdio_indir_rw"
11 - #size-cells: must be 1
12 - #address-cells: must be 0
15 - interrupts: must be one if the interrupt is shared with the Ethernet MAC or
16 Ethernet switch this MDIO block is integrated from, or must be two, if there
17 are two separate interrupts, first one must be "mdio done" and second must be
19 - interrupt-names: must be "mdio_done_error" when there is a share interrupt fed
20 to this hardware block, or must be "mdio_done" for the first interrupt and
23 - clock-frequency: the MDIO bus clock that must be output by the MDIO bus
|
| D | cortina,gemini-ethernet.txt | 9 - compatible: must be "cortina,gemini-ethernet"
10 - reg: must contain the global registers and the V-bit and A-bit
13 - #address-cells: must be specified, must be <1>
14 - #size-cells: must be specified, must be <1>
27 - compatible: must be "cortina,gemini-ethernet-port"
28 - reg: must contain two register areas: the DMA/TOE memory and
32 - resets: this must provide an SoC-integrated reset line for
36 - clock-names: must be "PCLK"
|
| /Documentation/devicetree/bindings/clock/ |
| D | pistachio-clock.txt | 24 - compatible: Must be "img,pistachio-clk".
25 - reg: Must contain the base address and length of the core clock controller.
26 - #clock-cells: Must be 1. The single cell is the clock identifier.
28 - clocks: Must contain an entry for each clock in clock-names.
29 - clock-names: Must include "xtal" (see "External clocks") and
52 - compatible: Must be "img,pistachio-periph-clk".
53 - reg: Must contain the base address and length of the peripheral clock
55 - #clock-cells: Must be 1. The single cell is the clock identifier.
57 - clocks: Must contain an entry for each clock in clock-names.
58 - clock-names: Must include "periph_sys", the peripheral system clock generated
[all …]
|
| /Documentation/devicetree/bindings/media/ |
| D | nvidia,tegra-vde.txt | 4 - compatible : Must contain one of the following values:
10 - reg : Must contain an entry for each entry in reg-names.
11 - reg-names : Must include the following entries:
21 - iram : Must contain phandle to the mmio-sram device node that represents
23 - interrupts : Must contain an entry for each entry in interrupt-names.
24 - interrupt-names : Must include the following entries:
28 - clocks : Must include the following entries:
30 - resets : Must contain an entry for each entry in reset-names.
35 - resets : Must contain an entry for each entry in reset-names.
36 - reset-names : Must include the following entries:
[all …]
|
| /Documentation/virt/kvm/ |
| D | review-checklist.rst | 7 1. The patch must follow Documentation/process/coding-style.rst and
13 - the API must be documented in Documentation/virt/kvm/api.rst
14 - the API must be discoverable using KVM_CHECK_EXTENSION
16 4. New state must include support for save/restore.
18 5. New features must default to off (userspace should explicitly request them).
32 10. User/kernel interfaces and guest/host interfaces must be 64-bit clean
36 11. New guest visible features must either be documented in a hardware manual
39 12. Features must be robust against reset and kexec - for example, shared
40 host/guest memory must be unshared to prevent the host from writing to
|
| /Documentation/devicetree/bindings/pci/ |
| D | ralink,rt3883-pci.txt | 7 - compatible: must be "ralink,rt3883-pci"
13 address. The value must be 1.
16 of an address. The value must be 1.
24 Value must be either "disabled" or "okay".
28 The main node must have two child nodes which describes the built-in
38 address. The value must be 0. As such, 'interrupt-map' nodes do not
42 interrupt source. The value must be 1.
53 address. The value must be 0.
56 of an address. The value must be 2.
59 interrupt source. The value must be 1.
[all …]
|
| D | rockchip-pcie-host.txt | 7 interrupt source. The value must be 1.
10 - reg-names: Must include the following names
13 - clocks: Must contain an entry for each entry in clock-names.
15 - clock-names: Must include the following entries:
22 - interrupts: Three interrupt entries must be specified.
23 - interrupt-names: Must include the following names
27 - resets: Must contain seven entries for each entry in reset-names.
29 - reset-names: Must include the following names
40 interrupt source. The value must be 1.
45 - phy-names: MUST be "pcie-phy".
[all …]
|
| /Documentation/devicetree/bindings/display/tegra/ |
| D | nvidia,tegra20-host1x.txt | 16 - clocks: Must contain one entry, for the module clock.
18 - resets: Must contain an entry for each entry in reset-names.
20 - reset-names: Must include the following entries:
32 - clocks: Must contain one entry, for the module clock.
34 - resets: Must contain an entry for each entry in reset-names.
36 - reset-names: Must include the following entries:
45 - clocks: clocks: Must contain one entry, for the module clock.
48 - resets: Must contain an entry for each entry in reset-names.
50 - reset-names: Must include the following entries:
53 - power-domains: Must include venc powergate node as vi is in VE partition.
[all …]
|
| /Documentation/devicetree/bindings/dma/ |
| D | adi,axi-dmac.txt | 4 - compatible: Must be "adi,axi-dmac-1.00.a".
8 - #dma-cells: Must be 1.
11 - adi,channels: This sub-node must contain a sub-node for each DMA channel. For
12 the channel sub-nodes the following bindings apply. They must match the
16 - #size-cells: Must be 0
17 - #address-cells: Must be 1
24 adi,destination-bus-type: Type of the source or destination bus. Must be one
32 - adi,cyclic: Must be set if the channel supports hardware cyclic DMA
34 - adi,2d: Must be set if the channel supports hardware 2D DMA transfers.
36 DMA clients connected to the AXI-DMAC DMA controller must use the format
|
| D | img-mdc-dma.txt | 4 - compatible: Must be "img,pistachio-mdc-dma".
5 - reg: Must contain the base address and length of the MDC registers.
6 - interrupts: Must contain all the per-channel DMA interrupts.
7 - clocks: Must contain an entry for each entry in clock-names.
9 - clock-names: Must include the following entries:
11 - img,cr-periph: Must contain a phandle to the peripheral control syscon
13 - img,max-burst-multiplier: Must be the maximum supported burst size multiplier.
16 - #dma-cells: Must be 3:
|
| /Documentation/devicetree/bindings/mips/img/ |
| D | pistachio.txt | 6 - compatible: Must include "img,pistachio".
11 - #address-cells: Must be 1.
12 - #size-cells: Must be 0.
16 - device_type: Must be "cpu".
17 - compatible: Must be "mti,interaptiv".
19 - clocks: Must include the CPU clock. See ../../clock/clock-bindings.txt for
37 In accordance with the MIPS UHI specification[1], the bootloader must pass the
|
| /Documentation/devicetree/bindings/remoteproc/ |
| D | qcom,q6v5.txt | 9 Definition: must be one of:
22 Definition: must specify the base address and size of the qdsp6 and
28 Definition: must be "q6dsp" and "rmb"
44 must be "wdog", "fatal", "ready", "handover", "stop-ack"
49 must be "wdog", "fatal", "ready", "handover", "stop-ack",
55 Definition: must list the relative firmware image paths for mba and
73 must be "iface", "bus", "mem", "xo"
75 must be "iface", "bus", "mem", "xo", "gpll0_mss",
78 must be "iface", "bus", "mem", "xo", "gpll0_mss",
81 must be "iface", "bus", "xo", "snoc_axi", "mnoc_axi",
[all …]
|
| /Documentation/devicetree/bindings/sound/ |
| D | nvidia,tegra30-i2s.txt | 4 - compatible : For Tegra30, must contain "nvidia,tegra30-i2s". For Tegra124,
5 must contain "nvidia,tegra124-i2s". Otherwise, must contain
9 - clocks : Must contain one entry, for the module clock.
11 - resets : Must contain an entry for each entry in reset-names.
13 - reset-names : Must include the following entries:
|
| /Documentation/devicetree/bindings/ata/ |
| D | nvidia,tegra124-ahci.txt | 4 - compatible : Must be one of:
12 - clocks : Must contain an entry for each entry in clock-names.
14 - clock-names : Must include the following entries:
17 - resets : Must contain an entry for each entry in reset-names.
19 - reset-names : Must include the following entries:
23 - phys : Must contain an entry for each entry in phy-names.
25 - phy-names : Must include the following entries:
|
| /Documentation/arm/ |
| D | booting.rst | 74 The boot loader must ultimately be able to provide a MACH_TYPE_xxx
90 The boot loader must provide either a tagged list or a dtb image for
97 The boot loader must create and initialise the kernel tagged list.
100 has the size field set to '2' (0x00000002). The ATAG_NONE must set
108 The boot loader must pass at a minimum the size and location of
122 The tagged list must be placed in a region of memory where neither
129 The boot loader must load a device tree image (dtb) into system ram
136 The boot loader must pass at a minimum the size and location of the
137 system memory, and the root filesystem location. The dtb must be
152 If an initramfs is in use then, as with the dtb, it must be placed in
[all …]
|
| /Documentation/xtensa/ |
| D | booting.rst | 7 tag value constants. First entry in the list must have type BP_TAG_FIRST, last
8 entry must have type BP_TAG_LAST. The address of the first list entry is
12 address must be the physical address.
14 the address must be a valid address in the current mapping. The kernel will
16 - For configurations with MMUv2 the address must be a virtual address in the
19 virtual or physical address. In either case it must be within the default
|