Home
last modified time | relevance | path

Searched +full:rcu +full:- +full:big +full:- +full:endian +full:- +full:mask (Results 1 – 2 of 2) sorted by relevance

/Documentation/devicetree/bindings/phy/
Dlantiq,vrx200-pcie-phy.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/phy/lantiq,vrx200-pcie-phy.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Martin Blumenstingl <martin.blumenstingl@googlemail.com>
13 "#phy-cells":
15 description: selects the PHY mode as defined in <dt-bindings/phy/phy-lantiq-vrx200-pcie.h>
19 - lantiq,vrx200-pcie-phy
20 - lantiq,arx300-pcie-phy
27 - description: PHY module clock
[all …]
/Documentation/devicetree/bindings/mips/lantiq/
Drcu.txt1 Lantiq XWAY SoC RCU binding
4 This binding describes the RCU (reset controller unit) multifunction device,
5 where each sub-device has it's own set of registers.
7 The RCU register range is used for multiple purposes. Mostly one device
10 With this patch all accesses to the RCU registers will go through
14 -------------------------------------------------------------------------------
16 - compatible : The first and second values must be:
17 "lantiq,xrx200-rcu", "simple-mfd", "syscon"
18 - reg : The address and length of the system control registers
21 -------------------------------------------------------------------------------
[all …]