Searched full:reg (Results 1 – 25 of 3054) sorted by relevance
12345678910>>...123
| /Documentation/devicetree/bindings/leds/ |
| D | leds-bcm6358.txt | 13 - reg : BCM6358 LED controller address and size.
24 - reg : LED pin number (only LEDs 0 to 31 are valid).
41 reg = <0xfffe00d0 0x8>;
44 reg = <0>;
49 reg = <2>;
54 reg = <3>;
59 reg = <4>;
70 reg = <0x100000d0 0x8>;
75 reg = <0>;
80 reg = <1>;
[all …]
|
| D | leds-bcm6328.txt | 27 - reg : BCM6328 LED controller address and size.
44 - reg : LED pin number (only LEDs 0 to 23 are valid).
78 reg = <0x10000800 0x24>;
81 reg = <2>;
86 reg = <3>;
91 reg = <4>;
97 reg = <17>;
101 reg = <18>;
105 reg = <19>;
109 reg = <20>;
[all …]
|
| D | leds-pca955x.txt | 16 - reg: I2C slave address. depends on the model.
24 - reg : number of LED line.
45 reg = <0x60>;
52 reg = <12>;
56 reg = <13>;
60 reg = <14>;
64 reg = <15>;
71 reg = <0>;
76 reg = <1>;
81 reg = <2>;
[all …]
|
| /Documentation/devicetree/bindings/mux/ |
| D | reg-mux.txt | 8 "reg-mux" : if parent device of mux controller is not syscon device
11 - mux-reg-masks : an array of register offset and pre-shifted bitfield mask
21 pair in the mux-reg-masks array.
30 reg = <0x66>;
33 compatible = "reg-mux";
35 mux-reg-masks = <0x54 0xf8>, /* 0: reg 0x54, bits 7:3 */
36 <0x54 0x07>; /* 1: reg 0x54, bits 2:0 */
49 reg = <0x0>;
55 reg = <0x8>;
72 reg = <0x0>;
[all …]
|
| /Documentation/devicetree/bindings/net/dsa/ |
| D | qca8k.txt | 49 reg = <0>;
53 reg = <1>;
57 reg = <2>;
61 reg = <3>;
65 reg = <4>;
74 reg = <0x10>;
80 reg = <0>;
91 reg = <1>;
97 reg = <2>;
103 reg = <3>;
[all …]
|
| D | lantiq-gswip.txt | 8 - reg : memory range of the GSWIP core registers
35 - reg : Offset of the GPHY firmware register in the RCU
48 reg = < 0xe108000 0x3100 /* switch */
59 reg = <0>;
66 reg = <1>;
73 reg = <2>;
80 reg = <4>;
87 reg = <5>;
94 reg = <0x6>;
104 reg = <0>;
[all …]
|
| D | ksz.txt | 47 reg = <0>;
57 reg = <0>;
61 reg = <1>;
65 reg = <2>;
69 reg = <3>;
73 reg = <4>;
77 reg = <5>;
89 reg = <0>;
99 reg = <0>;
103 reg = <1>;
[all …]
|
| D | mt7530.txt | 34 - reg: Port address described must be 6 for CPU port and from 0 to 5 for
90 reg = <0>;
99 reg = <0>;
101 reg = <0>;
106 reg = <1>;
111 reg = <2>;
116 reg = <3>;
121 reg = <4>;
126 reg = <6>;
144 reg = <0>;
[all …]
|
| D | ocelot.txt | 14 of the PCIe root complex node and its "reg" property conforms to the parent
17 * reg: Specifies PCIe Device Number and Function Number of the endpoint device,
66 reg = <0x000500 0 0 0 0>;
76 reg = <0>;
81 reg = <1>;
86 reg = <2>;
91 reg = <3>;
97 reg = <4>;
109 reg = <5>;
144 reg = <0x800000 0x290000>;
[all …]
|
| /Documentation/devicetree/bindings/display/ |
| D | allwinner,sun8i-r40-tcon-top.yaml | 46 reg:
114 reg: true
121 reg:
126 - reg
151 reg: true
158 reg:
163 - reg
183 reg: true
190 reg:
195 - reg
[all …]
|
| D | st,stih4xx.txt | 6 - reg: Physical base address of the IP registers and length of memory mapped region.
14 - reg: Physical base address of the IP registers and length of memory mapped region.
32 - reg: Physical base address of the IP registers and length of memory mapped region.
48 - reg: Physical base address of the IP registers and length of memory mapped region.
49 - reg-names: names of the mapped memory regions listed in regs property in
60 - reg: Physical base address of the IP registers and length of memory mapped region.
61 - reg-names: names of the mapped memory regions listed in regs property in
76 - reg: Physical base address of the IP registers and length of memory mapped region.
77 - reg-names: names of the mapped memory regions listed in regs property in
89 - reg: Physical base address of the IP registers and length of memory mapped region.
[all …]
|
| /Documentation/devicetree/bindings/clock/ |
| D | xgene.txt | 17 - reg : shall be the physical PLL register address for the pll clock.
27 - reg : shall be the physical register address for the pmd clock.
36 - reg : shall be a list of address and length pairs describing the CSR
39 - reg-names : shall be a string list describing the reg resource. This
40 may include "csr-reg" and/or "div-reg". If this property
41 is not present, the reg property is assumed to describe
42 only "csr-reg".
67 reg = <0x0 0x17000100 0x0 0x1000>;
76 reg = <0x0 0x7e200200 0x0 0x10>;
85 reg = <0x0 0x17000120 0x0 0x1000>;
[all …]
|
| /Documentation/devicetree/bindings/net/ |
| D | mdio-mux.txt | 19 - reg : The sub-bus number.
29 reg = <0x11800 0x00001900 0x0 0x40>;
45 reg = <2>;
50 reg = <1>;
51 marvell,reg-init = <3 0x10 0 0x5777>,
59 reg = <2>;
60 marvell,reg-init = <3 0x10 0 0x5777>,
68 reg = <3>;
69 marvell,reg-init = <3 0x10 0 0x5777>,
77 reg = <4>;
[all …]
|
| D | mdio-mux-gpio.txt | 19 reg = <0x11800 0x00001900 0x0 0x40>;
35 reg = <2>;
40 reg = <1>;
41 marvell,reg-init = <3 0x10 0 0x5777>,
49 reg = <2>;
50 marvell,reg-init = <3 0x10 0 0x5777>,
58 reg = <3>;
59 marvell,reg-init = <3 0x10 0 0x5777>,
67 reg = <4>;
68 marvell,reg-init = <3 0x10 0 0x5777>,
[all …]
|
| D | qcom,ipq4019-mdio.yaml | 25 reg:
30 - reg
42 reg = <0x90000 0x64>;
45 reg = <0>;
49 reg = <1>;
53 reg = <2>;
57 reg = <3>;
61 reg = <4>;
|
| /Documentation/devicetree/bindings/perf/ |
| D | apm-xgene-pmu.txt | 19 - reg : First resource shall be the CPU bus PMU resource.
24 - reg : First resource shall be the L3C PMU resource.
28 - reg : First resource shall be the IOB PMU resource.
32 - reg : First resource shall be the MCB PMU resource.
37 - reg : First resource shall be the MC PMU resource.
43 reg = <0x0 0x7e200000 0x0 0x1000>;
48 reg = <0x0 0x7e700000 0x0 0x1000>;
53 reg = <0x0 0x7e720000 0x0 0x1000>;
64 reg = <0x0 0x78810000 0x0 0x1000>;
69 reg = <0x0 0x7e610000 0x0 0x1000>;
[all …]
|
| /Documentation/devicetree/bindings/media/ |
| D | renesas,csi2.yaml | 33 reg:
62 reg:
99 reg:
107 reg:
113 - reg
122 - reg
139 reg = <0xfea80000 0x10000>;
150 reg = <0>;
163 reg = <1>;
166 reg = <0>;
[all …]
|
| /Documentation/devicetree/bindings/iio/adc/ |
| D | adi,ad7292.yaml | 24 reg:
43 - reg
54 reg:
66 - reg
78 reg = <0>;
87 reg = <0>;
91 reg = <2>;
94 reg = <3>;
97 reg = <4>;
100 reg = <5>;
[all …]
|
| /Documentation/devicetree/bindings/powerpc/4xx/ |
| D | ppc440spe-adma.txt | 16 - reg : <registers mapping>
17 - dcr-reg : <DCR registers range>
23 reg = <0x00000004 0x00100000 0x100>;
24 dcr-reg = <0x060 0x020>;
35 - reg : <registers mapping>
36 - dcr-reg : <DCR registers range>
47 reg = <0x00000004 0x00100100 0x100>;
48 dcr-reg = <0x060 0x020>;
65 - reg : <registers mapping>
72 reg = <0x00000004 0x00200000 0x400>;
[all …]
|
| /Documentation/devicetree/bindings/display/bridge/ |
| D | megachips-stdpxxxx-ge-b850v3-fw.txt | 21 - reg : I2C bus address
24 - ports : One input port(reg = <0>) and one output port(reg = <1>)
28 - reg : I2C bus address
29 - ports : One input port(reg = <0>) and one output port(reg = <1>)
41 reg = <0x73>;
51 reg = <0>;
57 reg = <1>;
70 reg = <0x72>;
77 reg = <0>;
84 reg = <1>;
|
| /Documentation/devicetree/bindings/media/i2c/ |
| D | maxim,max9286.yaml | 37 reg:
83 reg:
99 - reg
107 reg:
125 - reg
163 reg:
178 reg:
209 - reg
220 - reg
235 reg = <0 0xe66d8000>;
[all …]
|
| /Documentation/devicetree/bindings/sound/ |
| D | brcm,cygnus-audio.txt | 7 - reg : Should contain audio registers location and length
8 - reg-names: names of the registers listed in "reg" property
23 - reg: The index of ssp port interface to use
31 reg = <0x180ae000 0xafd>, <0x180aec00 0x1f8>;
32 reg-names = "aud", "i2s_in";
49 reg = <0>;
53 reg = <1>;
57 reg = <2>;
61 reg = <3>;
|
| /Documentation/devicetree/bindings/nvmem/ |
| D | lpc1857-eeprom.txt | 5 - reg: Must contain an entry with the physical base address and length
6 for each entry in reg-names.
7 - reg-names: Must include the following entries.
8 - reg: EEPROM registers.
21 reg = <0x4000e000 0x1000>,
23 reg-names = "reg", "mem";
|
| /Documentation/devicetree/bindings/edac/ |
| D | apm-xgene-edac.txt | 23 - reg : First resource shall be the CPU bus (PCP) resource.
29 - reg : First resource shall be the memory controller unit
36 - reg : First resource shall be the PMD resource.
42 - reg : First resource shall be the L3 EDAC resource.
48 - reg : First resource shall be the SoC EDAC resource.
53 reg = <0x0 0x7e200000 0x0 0x1000>;
58 reg = <0x0 0x7e700000 0x0 0x1000>;
63 reg = <0x0 0x7e720000 0x0 0x1000>;
68 reg = <0x0 0x1054a000 0x0 0x20>;
73 reg = <0x0 0x7e000000 0x0 0x10>;
[all …]
|
| /Documentation/devicetree/bindings/pci/ |
| D | cdns,cdns-pcie-ep.yaml | 20 reg:
23 reg-names:
25 - const: reg
29 - reg
30 - reg-names
42 reg = <0x0 0xfc000000 0x0 0x01000000>,
44 reg-names = "reg", "mem";
|
12345678910>>...123