Home
last modified time | relevance | path

Searched full:st (Results 1 – 25 of 310) sorted by relevance

12345678910>>...13

/Documentation/devicetree/bindings/iio/
Dst-sensors.txt16 - st,drdy-int-pin: the pin on the package that will be used to signal
30 - st,lis3lv02d (deprecated, use st,lis3lv02dl-accel)
31 - st,lis302dl-spi (deprecated, use st,lis3lv02dl-accel)
32 - st,lis3lv02dl-accel
33 - st,lsm303dlh-accel
34 - st,lsm303dlhc-accel
35 - st,lis3dh-accel
36 - st,lsm330d-accel
37 - st,lsm330dl-accel
38 - st,lsm330dlc-accel
[all …]
/Documentation/devicetree/bindings/iio/accel/
Dlis302.txt8 - compatible: should be set to "st,lis3lv02d-spi"
15 - compatible: should be set to "st,lis3lv02d"
23 - st,click-single-{x,y,z}: if present, tells the device to issue an
26 - st,click-double-{x,y,z}: if present, tells the device to issue an
29 - st,click-thresh-{x,y,z}: set the x/y/z axis threshold
30 - st,click-click-time-limit: click time limit, from 0 to 127.5msec
32 - st,click-latency: click latency, from 0 to 255 msec with
34 - st,click-window: click window, from 0 to 255 msec with
36 - st,irq{1,2}-disable: disable IRQ 1/2
37 - st,irq{1,2}-ff-wu-1: raise IRQ 1/2 on FF_WU_1 condition
[all …]
/Documentation/devicetree/bindings/arm/stm32/
Dstm32.yaml10 - Alexandre Torgue <alexandre.torgue@st.com>
19 - st,stm32f429i-disco
20 - st,stm32429i-eval
21 - const: st,stm32f429
24 - st,stm32f469i-disco
25 - const: st,stm32f469
28 - st,stm32f746-disco
29 - st,stm32746g-eval
30 - const: st,stm32f746
33 - st,stm32f769-disco
[all …]
Dst,stm32-syscon.yaml4 $id: "http://devicetree.org/schemas/arm/stm32/st,stm32-syscon.yaml#"
10 - Alexandre Torgue <alexandre.torgue@st.com>
11 - Christophe Roullier <christophe.roullier@st.com>
18 - st,stm32mp157-syscfg
19 - st,stm32mp151-pwr-mcu
20 - st,stm32-syscfg
21 - st,stm32-power-config
39 - st,stm32mp157-syscfg
50 compatible = "st,stm32mp157-syscfg", "syscon";
/Documentation/devicetree/bindings/iio/imu/
Dst_lsm6dsx.txt5 "st,lsm6ds3"
6 "st,lsm6ds3h"
7 "st,lsm6dsl"
8 "st,lsm6dsm"
9 "st,ism330dlc"
10 "st,lsm6dso"
11 "st,asm330lhh"
12 "st,lsm6dsox"
13 "st,lsm6dsr"
14 "st,lsm6ds3tr-c"
[all …]
/Documentation/devicetree/bindings/rtc/
Drtc-m41t80.txt1 ST M41T80 family of RTC and compatible
5 "st,m41t62",
6 "st,m41t65",
7 "st,m41t80",
8 "st,m41t81",
9 "st,m41t81s",
10 "st,m41t82",
11 "st,m41t83",
12 "st,m41t84",
13 "st,m41t85",
[all …]
Dst,stm32-rtc.yaml4 $id: http://devicetree.org/schemas/rtc/st,stm32-rtc.yaml#
10 - Gabriel Fernandez <gabriel.fernandez@st.com>
15 - st,stm32-rtc
16 - st,stm32h7-rtc
17 - st,stm32mp1-rtc
34 st,syscfg:
60 const: st,stm32-rtc
71 - st,syscfg
77 const: st,stm32h7-rtc
87 - st,syscfg
[all …]
/Documentation/devicetree/bindings/iio/adc/
Dst,stm32-dfsdm-adc.yaml4 $id: http://devicetree.org/schemas/iio/adc/st,stm32-dfsdm-adc.yaml#
10 - Fabrice Gasnier <fabrice.gasnier@st.com>
11 - Olivier Moysan <olivier.moysan@st.com>
28 - st,stm32h7-dfsdm
29 - st,stm32mp1-dfsdm
82 - st,stm32-dfsdm-adc
83 - st,stm32-dfsdm-dmic
92 st,adc-channels:
96 - For st,stm32-dfsdm-adc: up to 8 channels numbered from 0 to 7.
97 - For st,stm32-dfsdm-dmic: 1 channel numbered from 0 to 7.
[all …]
Dst,stm32-adc.yaml4 $id: "http://devicetree.org/schemas/iio/adc/st,stm32-adc.yaml#"
22 - Fabrice Gasnier <fabrice.gasnier@st.com>
27 - st,stm32f4-adc-core
28 - st,stm32h7-adc-core
29 - st,stm32mp1-adc-core
55 st,max-clk-rate-hz:
75 st,syscfg:
97 const: st,stm32f4-adc-core
111 st,max-clk-rate-hz:
120 st,syscfg: false
[all …]
/Documentation/devicetree/bindings/sound/
Dst,sta350.txt7 - compatible: "st,sta350"
22 - st,output-conf: number, Selects the output configuration:
30 - st,ch1-output-mapping: Channel 1 output mapping
31 - st,ch2-output-mapping: Channel 2 output mapping
32 - st,ch3-output-mapping: Channel 3 output mapping
39 - st,thermal-warning-recover:
42 - st,thermal-warning-adjustment:
45 - st,fault-detect-recovery:
48 - st,ffx-power-output-mode: string
56 - st,drop-compensation-ns: number
[all …]
Dst,sta32x.txt7 - compatible: "st,sta32x"
26 - st,output-conf: number, Selects the output configuration:
34 - st,ch1-output-mapping: Channel 1 output mapping
35 - st,ch2-output-mapping: Channel 2 output mapping
36 - st,ch3-output-mapping: Channel 3 output mapping
43 - st,thermal-warning-recover:
46 - st,fault-detect-recovery:
49 - st,thermal-warning-adjustment:
52 - st,fault-detect-recovery:
55 - st,drop-compensation-ns: number
[all …]
Dst,sti-asoc-card.txt14 - compatible: "st,stih407-uni-player-hdmi", "st,stih407-uni-player-pcm-out",
15 "st,stih407-uni-player-dac", "st,stih407-uni-player-spdif",
16 "st,stih407-uni-reader-pcm_in", "st,stih407-uni-reader-hdmi",
18 - st,syscfg: phandle to boot-device system configuration registers
35 "tx" for "st,sti-uni-player" compatibility
36 "rx" for "st,sti-uni-reader" compatibility
38 Required properties ("st,sti-uni-player" compatibility only):
48 - st,tdm-mode: to declare to set TDM mode for unireader and uniplayer IPs.
55 compatible = "st,stih407-uni-player-hdmi";
57 st,syscfg = <&syscfg_core>;
[all …]
/Documentation/devicetree/bindings/input/touchscreen/
Dstmpe.txt5 - compatible: "st,stmpe-ts"
8 - st,ave-ctrl : Sample average control
13 - st,touch-det-delay : Touch detect interrupt delay (recommended is 3)
22 - st,settling : Panel driver settling time (recommended is 2)
31 - st,fraction-z : Length of the fractional part in z (recommended is 7)
33 - st,i-drive : current limit value of the touchscreen drivers
38 - st,sample-time : ADC conversion time in number of clock.
46 - st,mod-12b : ADC Bit mode
49 - st,ref-sel : ADC reference source
52 - st,adc-freq : ADC Clock speed
[all …]
/Documentation/devicetree/bindings/interrupt-controller/
Dst,sti-irq-syscfg.txt10 "st,stih415-irq-syscfg"
11 "st,stih416-irq-syscfg"
12 "st,stih407-irq-syscfg"
13 "st,stid127-irq-syscfg"
14 - st,syscfg : Phandle to Cortex-A9 IRQ system config registers
15 - st,irq-device : Array of IRQs to enable - should be 2 in length
16 - st,fiq-device : Array of FIQs to enable - should be 2 in length
19 - st,invert-ext : External IRQs can be inverted at will. This property inverts
28 compatible = "st,stih416-irq-syscfg";
29 st,syscfg = <&syscfg_cpu>;
[all …]
/Documentation/devicetree/bindings/gpio/
Dspear_spics.txt1 === ST Microelectronics SPEAr SPI CS Driver ===
17 * compatible: should be defined as "st,spear-spics-gpio"
19 * st-spics,peripcfg-reg: peripheral configuration register offset
20 * st-spics,sw-enable-bit: bit offset to enable sw control
21 * st-spics,cs-value-bit: bit offset to drive chipselect low or high
22 * st-spics,cs-enable-mask: chip select number bit mask
23 * st-spics,cs-enable-shift: chip select number program offset
32 compatible = "st,spear-spics-gpio";
34 st-spics,peripcfg-reg = <0x3b0>;
35 st-spics,sw-enable-bit = <12>;
[all …]
/Documentation/devicetree/bindings/clock/st/
Dst,clkgen-pll.txt1 Binding for a ST pll clock driver.
7 [2] Documentation/devicetree/bindings/clock/st/st,clkgen.txt
12 "st,clkgen-pll0"
13 "st,clkgen-pll1"
14 "st,stih407-clkgen-plla9"
15 "st,stih418-clkgen-plla9"
26 compatible = "st,clkgen-c32";
31 compatible = "st,stih407-clkgen-plla9";
Dst,clkgen.txt34 [3] Documentation/devicetree/bindings/clock/st/st,clkgen-mux.txt
35 [4] Documentation/devicetree/bindings/clock/st/st,clkgen-pll.txt
36 [7] Documentation/devicetree/bindings/clock/st/st,quadfs.txt
37 [8] Documentation/devicetree/bindings/clock/st/st,flexgen.txt
46 compatible = "st,clkgen-c32";
51 compatible = "st,clkgen-pll0";
59 compatible = "st,flexgen";
/Documentation/devicetree/bindings/mtd/
Dst-fsm.txt1 * ST-Microelectronics SPI FSM Serial (NOR) Flash Controller
4 - compatible : Should be "st,spi-fsm"
11 - st,syscfg : Phandle to boot-device system configuration registers
12 - st,boot-device-reg : Address of the aforementioned boot-device register(s)
13 - st,boot-device-spi : Expected boot-device value if booted via this device
17 compatible = "st,spi-fsm";
21 st,syscfg = <&syscfg_rear>;
22 st,boot-device-reg = <0x958>;
23 st,boot-device-spi = <0x1a>;
/Documentation/devicetree/bindings/mmc/
Dmmci.txt7 by mmc.txt and the properties used by the mmci driver. Using "st" as
8 the prefix for a property, indicates support by the ST Micro variant.
23 - st,sig-dir-dat0 : bus signal direction pin used for DAT[0].
24 - st,sig-dir-dat2 : bus signal direction pin used for DAT[2].
25 - st,sig-dir-dat31 : bus signal direction pin used for DAT[3] and DAT[1].
26 - st,sig-dir-dat74 : bus signal direction pin used for DAT[4] to DAT[7].
27 - st,sig-dir-cmd : cmd signal direction pin used for CMD.
28 - st,sig-pin-fbclk : feedback clock signal pin used.
33 - st,sig-dir : signal direction polarity used for cmd, dat0 dat123.
34 - st,neg-edge : data & command phase relation, generated on
[all …]
/Documentation/devicetree/bindings/arm/
Dsti.yaml7 title: ST STi Platforms Device Tree Bindings
10 - Patrice Chotard <patrice.chotard@st.com>
18 - st,stih415
19 - st,stih416
20 - st,stih407
21 - st,stih410
22 - st,stih418
Dspear.yaml7 title: ST SPEAr Platforms Device Tree Bindings
19 - st,spear600
20 - st,spear300
21 - st,spear310
22 - st,spear320
23 - st,spear1310
24 - st,spear1340
/Documentation/devicetree/bindings/net/
Dti-bluetooth.txt23 "ti,wl1271-st"
24 "ti,wl1273-st"
25 "ti,wl1281-st"
26 "ti,wl1283-st"
27 "ti,wl1285-st"
28 "ti,wl1801-st"
29 "ti,wl1805-st"
30 "ti,wl1807-st"
31 "ti,wl1831-st"
32 "ti,wl1835-st"
[all …]
Dsti-dwmac.txt10 - compatible : Can be "st,stih415-dwmac", "st,stih416-dwmac",
11 "st,stih407-dwmac", "st,stid127-dwmac".
12 - st,syscon : Should be phandle/offset pair. The phandle to the syscon node which
14 - st,gmac_en: this is to enable the gmac into a dedicated sysctl control
21 - st,ext-phyclk: valid only for RMII where PHY can generate 50MHz clock or
23 - st,tx-retime-src: This specifies which clk is wired up to the mac for
30 - st,gmac_en: to enable the GMAC, this only is present in some SoCs; e.g.
37 compatible = "st,stih407-dwmac", "snps,dwmac", "snps,dwmac-3.710";
41 st,syscon = <&syscfg_sbc_reg 0x80>;
42 st,gmac_en;
/Documentation/devicetree/bindings/watchdog/
Dst_lpc_wdt.txt7 [See: ../rtc/rtc-st-lpc.txt for RTC options]
8 [See: ../timer/st,stih407-lpc for Clocksource options]
12 - compatible : Should be: "st,stih407-lpc"
16 - st,lpc-mode : The LPC can run either one of three modes:
24 - st,syscfg : Phandle to syscfg node used to enable watchdog and configure
30 - st,warm-reset : If present reset type will be 'warm' - if not it will be cold
34 compatible = "st,stih407-lpc";
37 st,syscfg = <&syscfg_core>;
39 st,lpc-mode = <ST_LPC_MODE_WDT>;
40 st,warm-reset;
/Documentation/devicetree/bindings/dma/
Dst_fdma.txt11 - st,stih407-fdma-mpe31-11, "st,slim-rproc";
12 - st,stih407-fdma-mpe31-12, "st,slim-rproc";
13 - st,stih407-fdma-mpe31-13, "st,slim-rproc";
26 compatible = "st,stih407-fdma-mpe31-11", "st,slim-rproc";
50 3. A 32bit mask specifying (see include/linux/platform_data/dma-st-fdma.h)
71 compatible = "st,sti-uni-player";
73 st,syscfg = <&syscfg_core>;
83 st,uniperiph-id = <2>;
84 st,version = <5>;
85 st,mode = "PCM";

12345678910>>...13