Home
last modified time | relevance | path

Searched +full:video +full:- +full:encoder (Results 1 – 25 of 70) sorted by relevance

123

/Documentation/devicetree/bindings/media/
Dqcom,msm8916-venus.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: "http://devicetree.org/schemas/media/qcom,msm8916-venus.yaml#"
6 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
8 title: Qualcomm Venus video encode and decode accelerators
11 - Stanimir Varbanov <stanimir.varbanov@linaro.org>
14 The Venus IP is a video encode and decode accelerator present
19 const: qcom,msm8916-venus
27 power-domains:
33 clock-names:
[all …]
Dqcom,sc7180-venus.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: "http://devicetree.org/schemas/media/qcom,sc7180-venus.yaml#"
6 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
8 title: Qualcomm Venus video encode and decode accelerators
11 - Stanimir Varbanov <stanimir.varbanov@linaro.org>
14 The Venus IP is a video encode and decode accelerator present
19 const: qcom,sc7180-venus
27 power-domains:
31 power-domain-names:
[all …]
Dqcom,msm8996-venus.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: "http://devicetree.org/schemas/media/qcom,msm8996-venus.yaml#"
6 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
8 title: Qualcomm Venus video encode and decode accelerators
11 - Stanimir Varbanov <stanimir.varbanov@linaro.org>
14 The Venus IP is a video encode and decode accelerator present
19 const: qcom,msm8996-venus
27 power-domains:
33 clock-names:
[all …]
Dqcom,sdm845-venus.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: "http://devicetree.org/schemas/media/qcom,sdm845-venus.yaml#"
6 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
8 title: Qualcomm Venus video encode and decode accelerators
11 - Stanimir Varbanov <stanimir.varbanov@linaro.org>
14 The Venus IP is a video encode and decode accelerator present
19 const: qcom,sdm845-venus
27 power-domains:
33 clock-names:
[all …]
Dqcom,sdm845-venus-v2.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: "http://devicetree.org/schemas/media/qcom,sdm845-venus-v2.yaml#"
6 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
8 title: Qualcomm Venus video encode and decode accelerators
11 - Stanimir Varbanov <stanimir.varbanov@linaro.org>
14 The Venus IP is a video encode and decode accelerator present
19 const: qcom,sdm845-venus-v2
27 power-domains:
31 power-domain-names:
[all …]
Dallegro.txt1 Device-tree bindings for the Allegro DVT video IP codecs present in the Xilinx
2 ZynqMP SoC. The IP core may either be a H.264/H.265 encoder or H.264/H.265
10 - compatible: value should be one of the following
11 "allegro,al5e-1.1", "allegro,al5e": encoder IP core
12 "allegro,al5d-1.1", "allegro,al5d": decoder IP core
13 - reg: base and length of the memory mapped register region and base and
15 - reg-names: must include "regs" and "sram"
16 - interrupts: shared interrupt from the MCUs to the processing system
17 - clocks: must contain an entry for each entry in clock-names
18 - clock-names: must include "core_clk", "mcu_clk", "m_axi_core_aclk",
[all …]
Dmediatek-vcodec.txt1 Mediatek Video Codec
3 Mediatek Video Codec is the video codec hw present in Mediatek SoCs which
7 - compatible : "mediatek,mt8173-vcodec-enc" for MT8173 encoder
8 "mediatek,mt8183-vcodec-enc" for MT8183 encoder.
9 "mediatek,mt8173-vcodec-dec" for MT8173 decoder.
10 - reg : Physical base address of the video codec registers and length of
12 - interrupts : interrupt number to the cpu.
13 - mediatek,larb : must contain the local arbiters in the current Socs.
14 - clocks : list of clock specifiers, corresponding to entries in
15 the clock-names property.
[all …]
/Documentation/devicetree/bindings/display/ti/
Dti,omap-dss.txt5 -------------------
12 a number of encoder modules. All DSS versions contain DSS Core and DISPC, but
13 the encoder modules vary.
21 The encoder modules encode the received RGB pixel stream to a video output like
24 Video Ports
25 -----------
27 The DSS Core and the encoders have video port outputs. The structure of the
28 video ports is described in Documentation/devicetree/bindings/graph.txt,
29 and the properties for the ports and endpoints for each encoder are
32 The video ports are used to describe the connections to external hardware, like
[all …]
/Documentation/admin-guide/media/
Dpci-cardlist.rst1 .. SPDX-License-Identifier: GPL-2.0
9 - Vendor ID and device ID;
10 - Subsystem ID and Subsystem device ID;
12 The ``lspci -nn`` command allows identifying the vendor/device PCI IDs:
14 .. code-block:: none
15 :emphasize-lines: 3
17 $ lspci -nn
19 …00:0a.0 Multimedia controller [0480]: Philips Semiconductors SAA7131/SAA7133/SAA7135 Video Broadca…
21 …01:00.0 Multimedia video controller [0400]: Conexant Systems, Inc. CX23887/8 PCIe Broadcast Audio …
22 …02:01.0 Multimedia video controller [0400]: Internext Compression Inc iTVC15 (CX23415) Video Decod…
[all …]
Di2c-cardlist.rst1 .. SPDX-License-Identifier: GPL-2.0
6 The I²C (Inter-Integrated Circuit) bus is a three-wires bus used internally
23 -------------------------------------
32 sony-btf-mpx Sony BTF's internal MPX
46 Audio/Video compression chips
47 -----------------------------
52 saa6752hs Philips SAA6752HS MPEG-2 Audio/Video Encoder
56 ---------------------
62 hi556 Hynix Hi-556 sensor
70 m5mols Fujitsu M-5MOLS 8MP sensor
[all …]
/Documentation/userspace-api/media/v4l/
Dext-ctrls-codec.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
3 .. _mpeg-controls:
24 .. _mpeg-control-id:
27 -----------------
35 .. _v4l2-mpeg-stream-type:
40 enum v4l2_mpeg_stream_type -
41 The MPEG-1, -2 or -4 output stream type. One cannot assume anything
42 here. Each hardware MPEG encoder tends to support different subsets
48 .. flat-table::
49 :header-rows: 0
[all …]
Ddev-encoder.rst1 .. SPDX-License-Identifier: GPL-2.0 OR GFDL-1.1-no-invariants-or-later
6 Memory-to-Memory Stateful Video Encoder Interface
9 A stateful video encoder takes raw video frames in display order and encodes
12 further post-processing by the client.
16 operations are needed, use of the Stateless Video Encoder Interface (in
34 5. Single-planar API (see :ref:`planar-apis`) and applicable structures may be
35 used interchangeably with multi-planar API, unless specified otherwise,
36 depending on encoder capabilities and following the general V4L2 guidelines.
47 Refer to :ref:`decoder-glossary`.
52 .. kernel-render:: DOT
[all …]
Dvidioc-g-parm.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
13 VIDIOC_G_PARM - VIDIOC_S_PARM - Get or set streaming parameters
43 For stateful encoders (see :ref:`encoder`) this represents the
44 frame interval that is typically embedded in the encoded video stream.
63 .. flat-table:: struct v4l2_streamparm
64 :header-rows: 0
65 :stub-columns: 0
68 * - __u32
69 - ``type``
70 - The buffer (stream) type, same as struct
[all …]
Dpixfmt-compressed.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
8 .. _compressed-formats:
12 .. flat-table:: Compressed Image Formats
13 :header-rows: 1
14 :stub-columns: 0
17 * - Identifier
18 - Code
19 - Details
20 * .. _V4L2-PIX-FMT-JPEG:
22 - ``V4L2_PIX_FMT_JPEG``
[all …]
Dvidioc-encoder-cmd.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
13 VIDIOC_ENCODER_CMD - VIDIOC_TRY_ENCODER_CMD - Execute an encoder command
38 These ioctls control an audio/video (usually MPEG-) encoder.
39 ``VIDIOC_ENCODER_CMD`` sends a command to the encoder,
54 call will restart the encoder.
57 call sends an implicit START command to the encoder if it has not been
62 the encoder, and all buffered data is discarded. Applies to both queues of
67 encoders (as further documented in :ref:`encoder`).
73 .. flat-table:: struct v4l2_encoder_cmd
74 :header-rows: 0
[all …]
/Documentation/devicetree/bindings/display/
Dallwinner,sun4i-a10-tv-encoder.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/display/allwinner,sun4i-a10-tv-encoder.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Allwinner A10 TV Encoder Device Tree Bindings
10 - Chen-Yu Tsai <wens@csie.org>
11 - Maxime Ripard <mripard@kernel.org>
15 const: allwinner,sun4i-a10-tv-encoder
30 Documentation/devicetree/bindings/media/video-interfaces.txt. The
35 - compatible
[all …]
Damlogic,meson-vpu.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: "http://devicetree.org/schemas/display/amlogic,meson-vpu.yaml#"
6 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
11 - Neil Armstrong <narmstrong@baylibre.com>
17 DMC|---------------VPU (Video Processing Unit)----------------|------HHI------|
19 D |-------| |----| | | | | HDMI PLL |
20 D | vd2 | VIU | | Video Post | | Video Encoders |<---|-----VCLK |
21 R |-------| |----| Processing | | | | |
22 | osd2 | | | |---| Enci ----------|----|-----VDAC------|
[all …]
Dfaraday,tve200.txt1 * Faraday TV Encoder TVE200
5 - compatible: must be one of:
7 "cortina,gemini-tvc", "faraday,tve200"
9 - reg: base address and size of the control registers block
11 - interrupts: contains an interrupt specifier for the interrupt
14 - clock-names: should contain "PCLK" for the clock line clocking the
15 silicon and "TVE" for the 27MHz clock to the video driver
17 - clocks: contains phandle and clock specifier pairs for the entries
18 in the clock-names property. See
19 Documentation/devicetree/bindings/clock/clock-bindings.txt
[all …]
/Documentation/gpu/
Dmeson.rst2 drm/meson AmLogic Meson Video Processing Unit
5 .. kernel-doc:: drivers/gpu/drm/meson/meson_drv.c
6 :doc: Video Processing Unit
8 Video Processing Unit
16 DMC|---------------VPU (Video Processing Unit)----------------|------HHI------|
18 D |-------| |----| | | | | HDMI PLL |
19 D | vd2 | VIU | | Video Post | | Video Encoders |<---|-----VCLK |
20 R |-------| |----| Processing | | | | |
21 | osd2 | | | |---| Enci ----------|----|-----VDAC------|
22 R |-------| CSC |----| Scalers | | Encp ----------|----|----HDMI-TX----|
[all …]
/Documentation/driver-api/media/drivers/
Dzoran.rst1 .. SPDX-License-Identifier: GPL-2.0
8 website: http://mjpeg.sourceforge.net/driver-zoran/
12 --------------------------
15 ------------------------
26 * Philips saa7185 TV encoder
28 Drivers to use: videodev, i2c-core, i2c-algo-bit,
31 Inputs/outputs: Composite and S-video
43 * Conexant bt866 TV encoder
45 Drivers to use: videodev, i2c-core, i2c-algo-bit,
49 Six physical inputs. 1-6 are composite,
[all …]
/Documentation/devicetree/bindings/display/bridge/
Dchrontel,ch7033.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: Chrontel CH7033 Video Encoder Device Tree Bindings
11 - Lubomir Rintel <lkundrak@v3.sk>
28 Video port for RGB input.
34 dvi-connector binding.
37 - port@0
38 - port@1
41 - compatible
[all …]
Dlvds-codec.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/display/bridge/lvds-codec.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
16 LVDS is a physical layer specification defined in ANSI/TIA/EIA-644-A. Multiple
21 [JEIDA] "Digital Interface Standards for Monitor", JEIDA-59-1999, February
25 [VESA] "VESA Notebook Panel Standard", October 2007 (Version 1.0), Video
28 Those devices have been marketed under the FPD-Link and FlatLink brand names
34 - items:
[all …]
Dsil-sii8620.txt4 - compatible: "sil,sii8620"
5 - reg: i2c address of the bridge
6 - cvcc10-supply: Digital Core Supply Voltage (1.0V)
7 - iovcc18-supply: I/O Supply Voltage (1.8V)
8 - interrupts: interrupt specifier of INT pin
9 - reset-gpios: gpio specifier of RESET pin
10 - clocks, clock-names: specification and name of "xtal" clock
11 - video interfaces: Device node can contain video interface port
12 node for HDMI encoder according to [1].
14 [1]: Documentation/devicetree/bindings/media/video-interfaces.txt
[all …]
/Documentation/devicetree/bindings/media/i2c/
Dths8200.txt1 * Texas Instruments THS8200 video encoder
3 The ths8200 device is a digital to analog converter used in DVD players, video
4 recorders, set-top boxes.
7 - compatible : value must be "ti,ths8200"
/Documentation/userspace-api/media/mediactl/
Dmedia-types.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
3 .. _media-controller-types:
10 .. _media-entity-functions:
11 .. _MEDIA-ENT-F-UNKNOWN:
12 .. _MEDIA-ENT-F-V4L2-SUBDEV-UNKNOWN:
13 .. _MEDIA-ENT-F-IO-V4L:
14 .. _MEDIA-ENT-F-IO-VBI:
15 .. _MEDIA-ENT-F-IO-SWRADIO:
16 .. _MEDIA-ENT-F-IO-DTV:
17 .. _MEDIA-ENT-F-DTV-DEMOD:
[all …]

123