Home
last modified time | relevance | path

Searched full:xo (Results 1 – 25 of 35) sorted by relevance

12

/Documentation/devicetree/bindings/clock/
Dqcom,a53pll.yaml30 - description: board XO clock
34 - const: xo
57 clocks = <&xo>;
58 clock-names = "xo";
Dqcom,hfpll.txt26 Definition: reference to the xo clock.
31 Definition: must be "xo".
48 clock-names = "xo";
58 clock-names = "xo";
Dqcom,spmi-clkdiv.txt29 Definition: reference to the xo clock.
34 Definition: must be "xo".
51 clock-names = "xo";
Dqcom,msm8998-gpucc.yaml24 - description: Board XO source
29 - const: xo
66 clock-names = "xo", "gpll0";
Dmaxim,max9485.txt34 xo-27mhz: xo-27mhz {
45 clocks = <&xo-27mhz>;
Dqcom,gcc-msm8998.yaml26 - description: Board XO source
36 - const: xo
87 clock-names = "xo",
Dqcom,rpmhcc.yaml30 - const: xo
49 clock-names = "xo";
Dqcom,gcc-sc7180.yaml26 - description: Board XO source
27 - description: Board active XO source
Dqcom,gcc-msm8996.yaml27 - description: XO source
28 - description: Second XO source
Dqcom,mmcc.yaml30 - description: Board XO source
43 - const: xo
Dqcom,gcc-sm8150.yaml26 - description: Board XO source
Dqcom,videocc.yaml32 - description: Board XO source
/Documentation/devicetree/bindings/interconnect/
Dqcom,osm-l3.yaml30 - description: xo clock
35 - const: xo
61 clock-names = "xo", "alternate";
/Documentation/devicetree/bindings/misc/
Dolpc,xo1.75-ec.yaml8 title: OLPC XO-1.75 Embedded Controller bindings
12 on a OLPC XO-1.75 laptop computer.
/Documentation/devicetree/bindings/rtc/
Dolpc-xo1-rtc.txt1 OLPC XO-1 RTC
/Documentation/devicetree/bindings/remoteproc/
Dqcom,hexagon-v56.txt40 "xo", "sway_cbcr", "lpass_ahbs_aon_cbcr",
49 "xo", "sway", "tbu", "bimc", "ahb_aon", "q6ss_slave",
123 clock-names = "xo", "sway_cbcr",
Dqcom,adsp.txt70 Definition: reference to the xo clock and optionally aggre2 clock to be
76 Definition: must be "xo" and optionally include "aggre2"
169 clock-names = "xo";
204 clock-names = "xo", "aggre2";
Dqcom,q6v5.txt73 must be "iface", "bus", "mem", "xo"
75 must be "iface", "bus", "mem", "xo", "gpll0_mss",
78 must be "iface", "bus", "mem", "xo", "gpll0_mss",
81 must be "iface", "bus", "xo", "snoc_axi", "mnoc_axi",
84 must be "iface", "bus", "mem", "xo", "gpll0_mss",
Dqcom,wcnss-pil.txt77 Definition: should specify the xo clock and optionally the rf clock
82 Definition: should be "xo", optionally followed by "rf"
130 clock-names = "xo", "rf";
/Documentation/devicetree/bindings/net/wireless/
Dqcom,ath10k.txt68 "vdd-1.8-xo", "vdd-1.3-rfa", "vdd-3.3-ch0",
90 - qcom,xo-cal-data: xo cal offset to be configured in xo trim register.
205 vdd-1.8-xo-supply = <&vreg_l7a_1p8>;
/Documentation/devicetree/bindings/cpufreq/
Dcpufreq-qcom-hw.txt16 Definition: clock handle for XO clock and GPLL0 clock.
21 Definition: must be "xo", "alternate".
168 clock-names = "xo", "alternate";
/Documentation/networking/
Dxfrm_device.rst133 xo = xfrm_offload(skb);
134 xo->flags = CRYPTO_DONE;
135 xo->status = crypto_status;
/Documentation/devicetree/bindings/arm/mrvl/
Dmrvl.yaml31 - olpc,xo-1.75
/Documentation/devicetree/bindings/phy/
Dqcom,ipq806x-usb-phy-hs.yaml36 - const: xo
Dqcom,ipq806x-usb-phy-ss.yaml36 - const: xo

12