Searched refs:Buffer (Results 1 – 8 of 8) sorted by relevance
| /arch/mips/fw/arc/ |
| D | file.c | 16 ArcRead(ULONG FileID, VOID *Buffer, ULONG N, ULONG *Count) in ArcRead() argument
18 return ARC_CALL4(read, FileID, Buffer, N, Count); in ArcRead()
22 ArcWrite(ULONG FileID, PVOID Buffer, ULONG N, PULONG Count) in ArcWrite() argument
24 return ARC_CALL4(write, FileID, Buffer, N, Count); in ArcWrite()
|
| /arch/arm/mm/ |
| D | proc-xscale.S | 216 mcrne p15, 0, ip, c7, c10, 4 @ Drain Write (& Fill) Buffer
245 mcrne p15, 0, ip, c7, c10, 4 @ Drain Write (& Fill) Buffer
269 mcr p15, 0, r0, c7, c10, 4 @ Drain Write (& Fill) Buffer
291 mcr p15, 0, r0, c7, c10, 4 @ Drain Write (& Fill) Buffer
312 mcr p15, 0, r0, c7, c10, 4 @ Drain Write (& Fill) Buffer
336 mcr p15, 0, r0, c7, c10, 4 @ Drain Write (& Fill) Buffer
353 mcr p15, 0, r0, c7, c10, 4 @ Drain Write (& Fill) Buffer
371 mcr p15, 0, r0, c7, c10, 4 @ Drain Write (& Fill) Buffer
474 mcr p15, 0, ip, c7, c10, 4 @ Drain Write (& Fill) Buffer
562 mcr p15, 0, ip, c7, c10, 4 @ Drain Write (& Fill) Buffer
|
| D | Kconfig | 36 A 32-bit RISC processor with 8kByte Cache, Write Buffer and
166 Branch Target Buffer, Unified TLB and cache line size 16.
1045 bool "PL310 errata: no automatic Store Buffer drain"
1047 On revisions of the PL310 prior to r3p2, the Store Buffer does
|
| /arch/arm/boot/dts/ |
| D | aspeed-bmc-opp-mihawk.dts | 523 * CLK Buffer 9FGS9092
524 * CLK Buffer 9DBL0651BKILFT
525 * CLK Buffer 9DBL0651BKILFT
|
| D | aspeed-bmc-opp-mowgli.dts | 430 * CLK Buffer 9FGS9092
|
| D | tegra20-colibri.dtsi | 61 * Buffer Enables for nPWE and RDnWR (On-module,
|
| /arch/arm/ |
| D | Kconfig | 952 bool "ARM errata: Faulty hazard checking in the Store Buffer may lead to data corruption"
958 optimisation in the Cortex-A9 Store Buffer may lead to data
960 register of the Cortex-A9 which disables the Store Buffer
988 bool "ARM errata: no automatic Store Buffer drain"
992 r2p0) erratum. The Store Buffer does not have any automatic draining
|
| /arch/mips/ |
| D | Kconfig | 1406 Local register, Read-Inhibit/Execute-Inhibit, SFB (Store Fill Buffer),
|