Home
last modified time | relevance | path

Searched refs:MSR_P4_ITLB_ESCR0 (Results 1 – 3 of 3) sorted by relevance

/arch/x86/oprofile/
Dop_model_p4.c135 { { CTR_BPU_0, MSR_P4_ITLB_ESCR0},
/arch/x86/events/intel/
Dp4.c95 .escr_msr = { MSR_P4_ITLB_ESCR0, MSR_P4_ITLB_ESCR1 },
1155 P4_ESCR_MSR_TABLE_ENTRY(MSR_P4_ITLB_ESCR0),
/arch/x86/include/asm/
Dmsr-index.h905 #define MSR_P4_ITLB_ESCR0 0x000003b6 macro