Home
last modified time | relevance | path

Searched refs:dz (Results 1 – 7 of 7) sorted by relevance

/arch/m68k/fpsp040/
Dkernel_ex.S49 | if dz trap disabled
51 | set FPSR exception status dz bit, condition code
52 | inf bit, and accrued dz bit
56 | else dz trap enabled
69 btstb #dz_bit,FPCR_ENABLE(%a6) |test FPCR for dz exc enabled
74 btstb #dz_bit,FPCR_ENABLE(%a6) |test FPCR for dz exc enabled
77 | dz disabled
92 | dz enabled
Dskeleton.S60 | All dz exceptions are 'real', hence no fpsp_dz entry point.
62 .global dz
64 dz: label
Dgen_except.S20 | dz
170 | operr, and dz. commonE3 does this for E3 exceptions, which
/arch/m68k/ifpsp060/
DTEST.DOC145 0x10: FP enabled snan/operr/ovfl/unfl/dz/inex
159 FP enabled: tests enabled snan/operr/ovfl/unfl/dz/inex.
162 exercises _fpsp_{snan,operr,ovfl,unfl,dz,inex}() and
163 _real_{snan,operr,ovfl,unfl,dz,inex}(). the test expects
/arch/m68k/ifpsp060/src/
Dftest.S207 ### dz
Dfplsp.S436 set adz_bit, 4 # accrued dz bit
457 set dz_mask, 0x00000400 # dz exception mask
516 set DZ_VEC, 0xc8 # dz vector offset
Dfpsp.S10126 # - Set FPSR exception status dz bit, ccode inf bit, and #
10127 # accrued dz bit. #