Home
last modified time | relevance | path

Searched refs:flush_icache_range (Results 1 – 25 of 108) sorted by relevance

12345

/arch/ia64/include/asm/
Dcacheflush.h21 extern void flush_icache_range(unsigned long start, unsigned long end);
22 #define flush_icache_range flush_icache_range macro
28 flush_icache_range(_addr, _addr + (len)); \
Dkexec.h21 flush_icache_range(page_addr, page_addr + PAGE_SIZE); \
/arch/hexagon/include/asm/
Dcacheflush.h37 extern void flush_icache_range(unsigned long start, unsigned long end);
38 #define flush_icache_range flush_icache_range macro
/arch/arm64/include/asm/
Dcacheflush.h74 static inline void flush_icache_range(unsigned long start, unsigned long end) in flush_icache_range() function
97 #define flush_icache_range flush_icache_range macro
/arch/arc/kernel/
Dkprobes.c41 flush_icache_range((unsigned long)p->addr, in arch_arm_kprobe()
49 flush_icache_range((unsigned long)p->addr, in arch_disarm_kprobe()
61 flush_icache_range((unsigned long)p->ainsn.t1_addr, in arch_remove_kprobe()
71 flush_icache_range((unsigned long)p->ainsn.t2_addr, in arch_remove_kprobe()
105 flush_icache_range((unsigned long)p->ainsn.t1_addr, in resume_execution()
115 flush_icache_range((unsigned long)p->ainsn.t2_addr, in resume_execution()
138 flush_icache_range((unsigned long)p->addr, in setup_singlestep()
178 flush_icache_range((unsigned long)p->ainsn.t1_addr, in setup_singlestep()
187 flush_icache_range((unsigned long)p->ainsn.t2_addr, in setup_singlestep()
/arch/nds32/include/asm/
Dcacheflush.h11 void flush_icache_range(unsigned long start, unsigned long end);
12 #define flush_icache_range flush_icache_range macro
/arch/xtensa/include/asm/
Dcacheflush.h100 void flush_icache_range(unsigned long start, unsigned long end);
106 #define flush_icache_range local_flush_icache_range macro
142 #define flush_icache_range local_flush_icache_range macro
148 #define flush_icache_user_range flush_icache_range
/arch/powerpc/include/asm/
Dcacheflush.h29 void flush_icache_range(unsigned long start, unsigned long stop);
30 #define flush_icache_range flush_icache_range macro
/arch/c6x/include/asm/
Dcacheflush.h22 #define flush_icache_range(s, e) \ macro
40 flush_icache_range((unsigned) (dst), (unsigned) (dst) + (len)); \
/arch/hexagon/mm/
Dcache.c35 void flush_icache_range(unsigned long start, unsigned long end) in flush_icache_range() function
58 EXPORT_SYMBOL(flush_icache_range);
123 flush_icache_range((unsigned long) dst, in copy_to_user_page()
/arch/alpha/include/asm/
Dcacheflush.h20 #define flush_icache_range(start, end) imb() macro
22 #define flush_icache_range(start, end) smp_imb() macro
/arch/ia64/lib/
Dflush.S26 GLOBAL_ENTRY(flush_icache_range)
64 END(flush_icache_range)
65 EXPORT_SYMBOL_GPL(flush_icache_range)
/arch/mips/pistachio/
Dinit.c92 flush_icache_range((unsigned long)base, in mips_nmi_setup()
105 flush_icache_range((unsigned long)base, in mips_ejtag_setup()
/arch/m68k/mm/
Dcache.c108 void flush_icache_range(unsigned long address, unsigned long endaddr) in flush_icache_range() function
116 EXPORT_SYMBOL(flush_icache_range);
/arch/arm/kernel/
Dfiq.c101 flush_icache_range((unsigned long)base + offset, in set_fiq_handler()
103 flush_icache_range(0xffff0000 + offset, 0xffff0000 + offset + length); in set_fiq_handler()
/arch/sh/include/asm/
Dcacheflush.h46 extern void flush_icache_range(unsigned long start, unsigned long end);
47 #define flush_icache_user_range flush_icache_range
/arch/microblaze/kernel/
Dftrace.c57 flush_icache_range((u32)parent, (u32)parent + 4); in prepare_ftrace_return()
94 flush_icache_range(addr, addr + 4); in ftrace_modify_code()
/arch/mips/kernel/
Dftrace.c86 flush_icache_range(ip, ip + 8); in ftrace_modify_code()
111 flush_icache_range(ip, ip + 8); in ftrace_modify_code_2()
135 flush_icache_range(ip, ip + 8); in ftrace_modify_code_2r()
/arch/arm/include/asm/
Dfncpy.h73 flush_icache_range((unsigned long)(dest_buf), \
/arch/mips/loongson2ef/common/
Dinit.c26 flush_icache_range((unsigned long)base, (unsigned long)base + 0x80); in mips_nmi_setup()
/arch/nios2/kernel/
Dnios2_ksyms.c24 EXPORT_SYMBOL(flush_icache_range);
/arch/riscv/include/asm/
Dcacheflush.h29 #define flush_icache_range(start, end) flush_icache_all() macro
/arch/m68k/include/asm/
Dcacheflush_no.h13 #define flush_icache_range(start, len) __flush_icache_all() macro
/arch/ia64/kernel/
Dftrace.c122 flush_icache_range(ip, ip + MCOUNT_INSN_SIZE); in ftrace_modify_code()
194 flush_icache_range(addr, addr + 16); in ftrace_update_ftrace_func()
/arch/parisc/include/asm/
Dkprobes.h30 flush_icache_range((unsigned long)&(p)->ainsn.insn[0], \

12345