Home
last modified time | relevance | path

Searched refs:freg (Results 1 – 6 of 6) sorted by relevance

/arch/sparc/math-emu/
Dmath_64.c177 int freg; in do_mathemu() local
299 freg = ((XR >> 2) ^ XR) & 2; in do_mathemu()
303 case 2: if ((XR & 4) || freg) IR = 1; break; /* Less or Equal */ in do_mathemu()
304 case 3: if (freg) IR = 1; break; /* Less */ in do_mathemu()
319 freg = (insn >> 14) & 0x1f; in do_mathemu()
320 if (!freg) in do_mathemu()
322 else if (freg < 16) in do_mathemu()
323 XR = regs->u_regs[freg]; in do_mathemu()
328 get_user(XR, &win32->locals[freg - 16]); in do_mathemu()
333 get_user(XR, &win->locals[freg - 16]); in do_mathemu()
[all …]
Dmath_32.c283 int freg; in do_one_mathemu() local
350 freg = (*pfsr >> 14) & 0xf; in do_one_mathemu()
354 freg = ((insn >> 14) & 0x1f); in do_one_mathemu()
357 if (freg & 3) { /* quadwords must have bits 4&5 of the */ in do_one_mathemu()
364 if (freg & 1) { /* doublewords must have bit 5 zeroed */ in do_one_mathemu()
369 rs1 = (argp)&fregs[freg]; in do_one_mathemu()
375 freg = (insn & 0x1f); in do_one_mathemu()
378 if (freg & 3) { /* quadwords must have bits 4&5 of the */ in do_one_mathemu()
385 if (freg & 1) { /* doublewords must have bit 5 zeroed */ in do_one_mathemu()
390 rs2 = (argp)&fregs[freg]; in do_one_mathemu()
[all …]
/arch/sparc/kernel/
Dunaligned_64.c440 int freg; in handle_ldf_stq() local
453 freg = ((insn >> 25) & 0x1e) | ((insn >> 20) & 0x20); in handle_ldf_stq()
454 flag = (freg < 32) ? FPRS_DL : FPRS_DU; in handle_ldf_stq()
455 if (freg & 3) { in handle_ldf_stq()
461 first = *(u64 *)&f->regs[freg]; in handle_ldf_stq()
462 second = *(u64 *)&f->regs[freg+2]; in handle_ldf_stq()
520 freg = (insn >> 25) & 0x1f; in handle_ldf_stq()
522 freg = ((insn >> 25) & 0x1e) | ((insn >> 20) & 0x20); in handle_ldf_stq()
523 flag = (freg < 32) ? FPRS_DL : FPRS_DU; in handle_ldf_stq()
558 if (freg < 32) in handle_ldf_stq()
[all …]
/arch/powerpc/kernel/ptrace/
Dptrace32.c229 unsigned long freg; in compat_arch_ptrace() local
230 ret = ptrace_get_reg(child, numReg, &freg); in compat_arch_ptrace()
234 freg = (freg & ~0xfffffffful) | (data & 0xfffffffful); in compat_arch_ptrace()
236 freg = (freg & 0xfffffffful) | (data << 32); in compat_arch_ptrace()
237 ret = ptrace_put_reg(child, numReg, freg); in compat_arch_ptrace()
/arch/powerpc/include/asm/
Dexception-64e.h125 #define TLB_MISS_RESTORE(freg) \ argument
130 mtspr SPRN_SPRG_TLB_EXFRAME,freg; \
/arch/x86/
DMakefile73 KBUILD_CFLAGS += -msoft-float -mregparm=3 -freg-struct-return