Home
last modified time | relevance | path

Searched refs:hv (Results 1 – 19 of 19) sorted by relevance

/arch/x86/kvm/
Dhyperv.c289 struct kvm_hv *hv = &kvm->arch.hyperv; in kvm_hv_syndbg_complete_userspace() local
292 hv->hv_syndbg.control.status = in kvm_hv_syndbg_complete_userspace()
523 struct kvm_hv *hv = &kvm->arch.hyperv; in get_time_ref_counter() local
531 if (!hv->tsc_ref.tsc_sequence) in get_time_ref_counter()
536 return mul_u64_u64_shr(tsc, hv->tsc_ref.tsc_scale, 64) in get_time_ref_counter()
537 + hv->tsc_ref.tsc_offset; in get_time_ref_counter()
953 struct kvm_hv *hv = &vcpu->kvm->arch.hyperv; in kvm_hv_msr_get_crash_data() local
954 size_t size = ARRAY_SIZE(hv->hv_crash_param); in kvm_hv_msr_get_crash_data()
959 *pdata = hv->hv_crash_param[array_index_nospec(index, size)]; in kvm_hv_msr_get_crash_data()
965 struct kvm_hv *hv = &vcpu->kvm->arch.hyperv; in kvm_hv_msr_get_crash_ctl() local
[all …]
/arch/powerpc/perf/
DMakefile19 obj-$(CONFIG_HV_PERF_CTRS) += hv-24x7.o hv-gpci.o hv-common.o
/arch/powerpc/kvm/
DMakefile67 kvm-hv-y += \
74 kvm-hv-$(CONFIG_PPC_UV) += \
77 kvm-hv-$(CONFIG_PPC_TRANSACTIONAL_MEM) += \
136 obj-$(CONFIG_KVM_BOOK3S_64_HV) += kvm-hv.o
/arch/powerpc/boot/dts/fsl/
Dinterlaken-lac.dtsi41 lac-hv@228000 {
42 compatible = "fsl,interlaken-lac-hv";
44 fsl,non-hv-node = <&lac>;
De6500_power_isa.dtsi45 power-isa-e.hv; // Embedded.Hypervisor
58 power-isa-e.hv.lrat; // Embedded.Hypervisor.LRAT
De5500_power_isa.dtsi45 power-isa-e.hv; // Embedded.Hypervisor
De500mc_power_isa.dtsi45 power-isa-e.hv; // Embedded.Hypervisor
/arch/powerpc/sysdev/xics/
DMakefile5 obj-$(CONFIG_PPC_ICP_HV) += icp-hv.o
/arch/arm/boot/dts/
Dtegra114-tn7.dts103 regulator-name = "va-lcd-hv";
175 regulator-name = "vd-ts-hv";
183 regulator-name = "va-cam2-hv";
189 regulator-name = "va-sns-hv";
195 regulator-name = "va-cam1-hv";
/arch/arm64/boot/dts/nvidia/
Dtegra210-p2595.dtsi18 nvidia,io-hv = <TEGRA_PIN_ENABLE>;
27 nvidia,io-hv = <TEGRA_PIN_ENABLE>;
36 nvidia,io-hv = <TEGRA_PIN_ENABLE>;
45 nvidia,io-hv = <TEGRA_PIN_ENABLE>;
54 nvidia,io-hv = <TEGRA_PIN_ENABLE>;
308 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
317 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
473 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
482 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
491 nvidia,io-hv = <TEGRA_PIN_ENABLE>;
[all …]
Dtegra210-p2571.dts22 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
31 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
40 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
49 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
58 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
312 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
321 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
482 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
491 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
500 nvidia,io-hv = <TEGRA_PIN_ENABLE>;
[all …]
Dtegra210-p2894.dtsi37 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
46 nvidia,io-hv = <TEGRA_PIN_ENABLE>;
55 nvidia,io-hv = <TEGRA_PIN_ENABLE>;
64 nvidia,io-hv = <TEGRA_PIN_ENABLE>;
73 nvidia,io-hv = <TEGRA_PIN_ENABLE>;
326 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
335 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
498 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
507 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
516 nvidia,io-hv = <TEGRA_PIN_ENABLE>;
[all …]
Dtegra210-p2597.dtsi52 nvidia,io-hv = <TEGRA_PIN_ENABLE>;
61 nvidia,io-hv = <TEGRA_PIN_ENABLE>;
70 nvidia,io-hv = <TEGRA_PIN_ENABLE>;
79 nvidia,io-hv = <TEGRA_PIN_ENABLE>;
88 nvidia,io-hv = <TEGRA_PIN_ENABLE>;
332 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
341 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
499 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
508 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
517 nvidia,io-hv = <TEGRA_PIN_ENABLE>;
[all …]
Dtegra210-smaug.dts50 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
59 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
68 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
77 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
86 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
335 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
344 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
504 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
513 nvidia,io-hv = <TEGRA_PIN_DISABLE>;
522 nvidia,io-hv = <TEGRA_PIN_ENABLE>;
[all …]
Dtegra186.dtsi956 pins = "sdmmc1-hv";
961 pins = "sdmmc1-hv";
966 pins = "sdmmc2-hv";
971 pins = "sdmmc2-hv";
976 pins = "sdmmc3-hv";
981 pins = "sdmmc3-hv";
Dtegra194.dtsi381 nvidia,io-hv = <TEGRA_PIN_ENABLE>;
393 nvidia,io-hv = <TEGRA_PIN_ENABLE>;
/arch/powerpc/kernel/
Dsecurity.c306 bool enable, hv; in setup_stf_barrier() local
308 hv = cpu_has_feature(CPU_FTR_HVMODE); in setup_stf_barrier()
322 (security_ftr_enabled(SEC_FTR_L1D_FLUSH_HV) && hv)); in setup_stf_barrier()
Dtraps.c1753 bool hv; in facility_unavailable_exception() local
1755 hv = (TRAP(regs) == 0xf80); in facility_unavailable_exception()
1756 if (hv) in facility_unavailable_exception()
1762 if ((hv || status >= 2) && in facility_unavailable_exception()
1845 hv ? "Hypervisor " : "", facility, status, regs->nip, regs->msr); in facility_unavailable_exception()
/arch/powerpc/xmon/
Dxmon.c2016 bool hv = mfmsr() & MSR_HV; in dump_300_sprs() local
2024 hv ? mfspr(SPRN_PSSCR) : mfspr(SPRN_PSSCR_PR)); in dump_300_sprs()
2026 if (!hv) in dump_300_sprs()
2694 bool hv = cpu_has_feature(CPU_FTR_HVMODE); in dump_one_xive() local
2696 if (hv) { in dump_one_xive()