Home
last modified time | relevance | path

Searched refs:lo12 (Results 1 – 10 of 10) sorted by relevance

/arch/riscv/kernel/
Dmodule.c170 s32 lo12 = ((s32)v - hi20); in apply_r_riscv_lo12_i_rela() local
171 *location = (*location & 0xfffff) | ((lo12 & 0xfff) << 20); in apply_r_riscv_lo12_i_rela()
180 s32 lo12 = ((s32)v - hi20); in apply_r_riscv_lo12_s_rela() local
181 u32 imm11_5 = (lo12 & 0xfe0) << (31 - 11); in apply_r_riscv_lo12_s_rela()
182 u32 imm4_0 = (lo12 & 0x1f) << (11 - 4); in apply_r_riscv_lo12_s_rela()
213 u32 hi20, lo12; in apply_r_riscv_call_plt_rela() local
229 lo12 = (offset - hi20) & 0xfff; in apply_r_riscv_call_plt_rela()
231 *(location + 1) = (*(location + 1) & 0xfffff) | (lo12 << 20); in apply_r_riscv_call_plt_rela()
239 u32 hi20, lo12; in apply_r_riscv_call_rela() local
249 lo12 = (offset - hi20) & 0xfff; in apply_r_riscv_call_rela()
[all …]
/arch/nds32/kernel/
Dex-entry.S30 lbsi $p0, [$p0+lo12(has_fpu)]
111 ori $lp, $lp, lo12(ret_from_exception)
113 ori $p1, $p1, lo12(exception_handlers)
132 ori $lp, $lp, lo12(ret_from_exception)
134 ori $p1, $p1, lo12(exception_handlers)
145 ori $lp, $lp, lo12(ret_from_intr)
147 ori $p0, $p0, lo12(exception_handlers)
161 ori $p0, $p0, lo12(common_exception_handler)
Dsleep.S47 ori $r0, $r0, lo12(PAGE_OFFSET)
54 swi $r2, [$r1 + lo12(sp_tmp)]
91 ori $r0, $r0, lo12(PAGE_OFFSET)
Dex-exit.S30 lbsi $p0, [$p0+lo12(has_fpu)]
/arch/nds32/kernel/vdso/
Ddatapage.S9 ori $r0, $r0, lo12(. + PAGE_SIZE + 4)
17 ori $r0, $r0, lo12(. + 2*PAGE_SIZE + 4)
/arch/riscv/include/asm/
Dmodule.h81 u32 lo12 = (offset - hi20); in emit_plt_entry() local
84 OPC_LD | (lo12 << 20) | (REG_T0 << 15) | (REG_T1 << 7), in emit_plt_entry()
/arch/arm64/kernel/
Dreloc_test_syms.S46 add x0, x0, #:lo12:sym64_rel
54 add x0, x0, #:lo12:memstart_addr
Dentry.S917 add \dst, \dst, #:lo12:__entry_tramp_data_\var
/arch/arm64/include/asm/
Dassembler.h207 add \dst, \dst, :lo12:\sym
220 ldr \dst, [\dst, :lo12:\sym]
223 ldr \dst, [\tmp, :lo12:\sym]
235 str \src, [\tmp, :lo12:\sym]
262 add \dst, \tmp, #:lo12:\sym
/arch/arm64/crypto/
Dpoly1305-core.S_shipped25 ldr w17,[x17,#:lo12:OPENSSL_armcap_P]