| /arch/arm/boot/dts/ |
| D | r8a77xx-aa121td01-panel.dtsi | 3 * Common file for the AA121TD01 panel connected to Renesas R-Car boards
9 panel {
10 compatible = "mitsubishi,aa121td01", "panel-lvds";
16 panel-timing {
|
| D | r8a77xx-aa104xd12-panel.dtsi | 3 * Common file for the AA104XD12 panel connected to Renesas R-Car boards
9 panel {
10 compatible = "mitsubishi,aa104xd12", "panel-lvds";
16 panel-timing {
|
| D | omap3-devkit8000-lcd43.dts | 8 * 4.3'' LCD panel sold with devkit8000 board
13 model = "TimLL OMAP3 Devkit8000 with 4.3'' LCD panel";
17 panel-timing {
|
| D | omap3-devkit8000-lcd70.dts | 8 * 7.0'' LCD panel sold with some devkit8000 board
13 model = "TimLL OMAP3 Devkit8000 with 7.0'' LCD panel";
17 panel-timing {
|
| D | rk3288-veyron-tiger.dts | 25 /* Tiger panel PWM must be >= 1%, so start non-zero brightness at 3 */
55 &panel {
58 /delete-node/ panel-timing;
60 panel-timing {
|
| D | at91-nattis-2-natte-2.dts | 29 panel_reg: panel-regulator {
31 regulator-name = "panel-VCC";
38 regulator-name = "panel-VDD";
66 panel: panel { label
67 compatible = "sharp,lq150x1lg11", "panel-lvds";
77 panel-timing {
|
| D | at91sam9x5dm.dtsi | 29 panel: panel { label
50 regulator-name = "panel-power-supply";
|
| D | rk3288-veyron-edp.dtsi | 20 panel_regulator: panel-regulator {
56 panel: panel { label
62 panel-timing {
|
| D | tegra20-medcom-wide.dts | 26 nvidia,panel = <&panel>;
59 panel: panel { label
|
| D | at91sam9g15ek.dts | 25 panel: panel { label
|
| D | at91sam9g35ek.dts | 25 panel: panel { label
|
| D | compulab-sb-som.dtsi | 20 compatible = "startek,startek-kd050c", "panel-dpi";
23 panel-timing {
|
| D | imx6qdl-tx6-lvds.dtsi | 85 lvds0_panel: lvds0-panel {
97 lvds1_panel: lvds1-panel {
131 u-boot,panel-name = "hannstar,hsd100pxn1";
162 u-boot,panel-name = "nlt,nl12880bc20-spwg-24";
179 u-boot,panel-name = "edt,etm0700g0dh6";
196 u-boot,panel-name = "edt,et057090dhu";
|
| D | imx6qdl-tx6-lcd.dtsi | 73 lcd_panel: lcd-panel {
130 u-boot,panel-name = "edt,et057090dhu";
147 u-boot,panel-name = "edt,et0350g0dh6";
164 u-boot,panel-name = "edt,et0430g0dh6";
197 u-boot,panel-name = "edt,etm0700g0dh6";
230 u-boot,panel-name = "edt,etm0700g0edh6";
|
| D | atlas6-evb.dts | 62 panel0: panel@0 {
63 panel-name = "Innolux TFT";
|
| D | omap4-var-dvk-om44.dts | 21 compatible = "innolux,at070tn83", "panel-dpi";
23 panel-timing {
|
| /arch/arm64/boot/dts/renesas/ |
| D | rzg2-advantech-idk-1110wr-panel.dtsi | 3 * Device Tree Source for the Advantech idk-1110wr LVDS panel connected
10 panel-lvds {
11 compatible = "advantech,idk-1110wr", "panel-lvds";
18 panel-timing {
|
| D | r8a774c0-ek874-idk-2121wr.dts | 4 * connected to an Advantech IDK-2121WR 21.5" LVDS panel
23 panel-lvds {
24 compatible = "advantech,idk-2121wr", "panel-lvds";
31 panel-timing {
|
| D | r8a774e1-hihope-rzg2h-ex-idk-1110wr.dts | 4 * to an Advantech IDK-1110WR 10.1" LVDS panel
11 #include "rzg2-advantech-idk-1110wr-panel.dtsi"
|
| D | r8a774a1-hihope-rzg2m-ex-idk-1110wr.dts | 4 * to an Advantech IDK-1110WR 10.1" LVDS panel
11 #include "rzg2-advantech-idk-1110wr-panel.dtsi"
|
| D | r8a774b1-hihope-rzg2n-ex-idk-1110wr.dts | 4 * to an Advantech IDK-1110WR 10.1" LVDS panel
11 #include "rzg2-advantech-idk-1110wr-panel.dtsi"
|
| D | r8a774a1-hihope-rzg2m-rev2-ex-idk-1110wr.dts | 4 * Advantech IDK-1110WR 10.1" LVDS panel
11 #include "rzg2-advantech-idk-1110wr-panel.dtsi"
|
| D | r8a774b1-hihope-rzg2n-rev2-ex-idk-1110wr.dts | 4 * to an Advantech IDK-1110WR 10.1" LVDS panel
11 #include "rzg2-advantech-idk-1110wr-panel.dtsi"
|
| /arch/arm64/boot/dts/qcom/ |
| D | msm8916-samsung-a3u-eur.dts | 11 reg_panel_vdd3: regulator-panel-vdd3 {
32 panel@0 {
55 panel_vdd3_default: panel-vdd3-default {
|
| /arch/mips/sgi-ip22/ |
| D | ip22-reset.c | 61 sgioc->panel = ~SGIOC_PANEL_POWERON; in sgi_machine_power_off()
107 sgioc->panel = SGIOC_PANEL_POWERON | SGIOC_PANEL_POWERINTR | in debounce()
144 buttons = sgioc->panel; in panel_int()
145 sgioc->panel = SGIOC_PANEL_POWERON | SGIOC_PANEL_POWERINTR; in panel_int()
|