Home
last modified time | relevance | path

Searched refs:vcpu_read_sys_reg (Results 1 – 6 of 6) sorted by relevance

/arch/arm64/kvm/
Ddebug.c38 u64 val = vcpu_read_sys_reg(vcpu, MDSCR_EL1); in save_guest_debug_regs()
53 vcpu_read_sys_reg(vcpu, MDSCR_EL1)); in restore_guest_debug_regs()
195 mdscr = vcpu_read_sys_reg(vcpu, MDSCR_EL1); in kvm_arm_setup_debug()
199 mdscr = vcpu_read_sys_reg(vcpu, MDSCR_EL1); in kvm_arm_setup_debug()
217 mdscr = vcpu_read_sys_reg(vcpu, MDSCR_EL1); in kvm_arm_setup_debug()
238 if (vcpu_read_sys_reg(vcpu, MDSCR_EL1) & (DBG_MDSCR_KDE | DBG_MDSCR_MDE)) in kvm_arm_setup_debug()
245 trace_kvm_arm_set_dreg32("MDSCR_EL1", vcpu_read_sys_reg(vcpu, MDSCR_EL1)); in kvm_arm_setup_debug()
Dinject_fault.c90 if (vcpu_read_sys_reg(vcpu, TCR_EL1) & TTBCR_EAE) { in inject_abt32()
97 far = vcpu_read_sys_reg(vcpu, FAR_EL1); in inject_abt32()
Dsys_regs.c71 u64 vcpu_read_sys_reg(const struct kvm_vcpu *vcpu, int reg) in vcpu_read_sys_reg() function
170 val = vcpu_read_sys_reg(vcpu, r->reg); in access_vm_reg()
193 p->regval = (vcpu_read_sys_reg(vcpu, r->reg) & mask) >> shift; in access_actlr()
353 p->regval = vcpu_read_sys_reg(vcpu, r->reg); in trap_debug_regs()
1271 p->regval = vcpu_read_sys_reg(vcpu, reg); in access_csselr()
1283 csselr = vcpu_read_sys_reg(vcpu, CSSELR_EL1); in access_ccsidr()
/arch/arm64/include/asm/
Dkvm_emulate.h395 return vcpu_read_sys_reg(vcpu, MPIDR_EL1) & MPIDR_HWID_BITMASK; in kvm_vcpu_get_mpidr_aff()
403 u64 sctlr = vcpu_read_sys_reg(vcpu, SCTLR_EL1); in kvm_vcpu_set_be()
414 return !!(vcpu_read_sys_reg(vcpu, SCTLR_EL1) & (1 << 25)); in kvm_vcpu_is_be()
Dkvm_mmu.h185 return (vcpu_read_sys_reg(vcpu, SCTLR_EL1) & 0b101) == 0b101; in vcpu_has_cache_enabled()
Dkvm_host.h462 u64 vcpu_read_sys_reg(const struct kvm_vcpu *vcpu, int reg);