Home
last modified time | relevance | path

Searched refs:xtal (Results 1 – 25 of 50) sorted by relevance

12

/arch/arm/boot/dts/
Dmeson6.dtsi51 clocks = <&xtal>, <&clk81>;
52 clock-names = "xtal", "pclk";
56 clocks = <&xtal>, <&clk81>, <&clk81>;
57 clock-names = "xtal", "pclk", "baud";
61 clocks = <&xtal>, <&clk81>, <&clk81>;
62 clock-names = "xtal", "pclk", "baud";
66 clocks = <&xtal>, <&clk81>, <&clk81>;
67 clock-names = "xtal", "pclk", "baud";
71 clocks = <&xtal>, <&clk81>, <&clk81>;
72 clock-names = "xtal", "pclk", "baud";
Dmeson8b.dtsi180 clocks = <&xtal>;
181 clock-names = "xtal";
460 clocks = <&xtal>, <&ddr_clkc DDR_CLKID_DDR_PLL>;
461 clock-names = "xtal", "ddr_pll";
560 clocks = <&xtal>, <&clkc CLKID_SAR_ADC>;
569 clocks = <&xtal>,
584 clocks = <&xtal>, <&clkc CLKID_CLK81>;
585 clock-names = "xtal", "pclk";
590 clocks = <&xtal>, <&clkc CLKID_CLK81>, <&clkc CLKID_CLK81>;
591 clock-names = "xtal", "pclk", "baud";
[all …]
Dmeson8.dtsi203 clocks = <&xtal>;
204 clock-names = "xtal";
482 clocks = <&xtal>, <&ddr_clkc DDR_CLKID_DDR_PLL>;
483 clock-names = "xtal", "ddr_pll";
568 clocks = <&xtal>, <&clkc CLKID_SAR_ADC>;
577 clocks = <&xtal>,
596 clocks = <&xtal>, <&clkc CLKID_CLK81>;
597 clock-names = "xtal", "pclk";
602 clocks = <&xtal>, <&clkc CLKID_CLK81>, <&clkc CLKID_CLK81>;
603 clock-names = "xtal", "pclk", "baud";
[all …]
Dtango4-common.dtsi68 xtal: xtal { label
77 clocks = <&xtal>;
84 clocks = <&xtal>;
98 clocks = <&xtal>;
Ddove-cubox.dts97 /* connect xtal input to 25MHz reference */
99 clock-names = "xtal";
101 /* connect xtal input as source of pll0 and pll1 */
Dmeson8b-mxq.dts170 clocks = <&xtal>, <&xtal>;
Dlpc32xx.dtsi37 xtal: xtal { label
41 clock-output-names = "xtal";
330 clocks = <&xtal_32k>, <&xtal>;
331 clock-names = "xtal_32k", "xtal";
Dmeson.dtsi296 xtal: xtal-clk { label
299 clock-output-names = "xtal";
/arch/arm64/boot/dts/amlogic/
Dmeson-a1.dtsi113 clocks = <&xtal>, <&xtal>, <&xtal>;
114 clock-names = "xtal", "pclk", "baud";
123 clocks = <&xtal>, <&xtal>, <&xtal>;
124 clock-names = "xtal", "pclk", "baud";
155 xtal: xtal-clk { label
158 clock-output-names = "xtal";
Dmeson-gxbb.dtsi286 clocks = <&xtal>, <&clkc CLKID_CLK81>;
287 clock-names = "xtal", "mpeg-clk";
324 clocks = <&xtal>;
325 clock-names = "xtal";
769 clocks = <&xtal>,
818 clocks = <&xtal>, <&clkc CLKID_UART0>, <&xtal>;
819 clock-names = "xtal", "pclk", "baud";
823 clocks = <&xtal>, <&clkc_AO CLKID_AO_UART1>, <&xtal>;
824 clock-names = "xtal", "pclk", "baud";
828 clocks = <&xtal>, <&clkc_AO CLKID_AO_UART2>, <&xtal>;
[all …]
Dmeson-gxl.dtsi310 clocks = <&xtal>, <&clkc CLKID_CLK81>;
311 clock-names = "xtal", "mpeg-clk";
336 clocks = <&xtal>;
337 clock-names = "xtal";
838 clocks = <&xtal>,
887 clocks = <&xtal>, <&clkc CLKID_UART0>, <&xtal>;
888 clock-names = "xtal", "pclk", "baud";
892 clocks = <&xtal>, <&clkc_AO CLKID_AO_UART1>, <&xtal>;
893 clock-names = "xtal", "pclk", "baud";
897 clocks = <&xtal>, <&clkc_AO CLKID_AO_UART2>, <&xtal>;
[all …]
Dmeson-g12-common.dtsi1598 clocks = <&xtal>;
1599 clock-names = "xtal";
1620 clocks = <&xtal>;
1621 clock-names = "xtal";
1642 clocks = <&xtal>;
1643 clock-names = "xtal";
1711 <&xtal>,
1759 clocks = <&xtal>, <&clkc CLKID_CLK81>;
1760 clock-names = "xtal", "mpeg-clk";
2052 clocks = <&xtal>, <&clkc_AO CLKID_AO_UART>, <&xtal>;
[all …]
Dmeson-axg.dtsi1157 clocks = <&xtal>;
1158 clock-names = "xtal";
1422 clocks = <&xtal>, <&clkc CLKID_CLK81>;
1423 clock-names = "xtal", "mpeg-clk";
1553 clocks = <&xtal>, <&clkc_AO CLKID_AO_UART1>, <&xtal>;
1554 clock-names = "xtal", "pclk", "baud";
1562 clocks = <&xtal>, <&clkc_AO CLKID_AO_UART2>, <&xtal>;
1563 clock-names = "xtal", "pclk", "baud";
1597 clocks = <&xtal>,
1644 clocks = <&xtal>;
[all …]
Dmeson-g12b-khadas-vim3.dtsi95 clocks = <&xtal>;
103 clocks = <&xtal>;
Dmeson-gxl-s905x-khadas-vim.dts174 clocks = <&xtal> , <&xtal>;
/arch/arm/mach-s3c/
Ds3c24xx.h22 extern void s3c2410_init_clocks(int xtal);
36 extern void s3c2412_init_clocks(int xtal);
50 extern void s3c2416_init_clocks(int xtal);
72 extern void s3c2440_init_clocks(int xtal);
82 extern void s3c2442_init_clocks(int xtal);
93 extern void s3c2443_init_clocks(int xtal);
Dinit.c73 void __init s3c24xx_init_clocks(int xtal) in s3c24xx_init_clocks() argument
75 if (xtal == 0) in s3c24xx_init_clocks()
76 xtal = 12*1000*1000; in s3c24xx_init_clocks()
84 (cpu->init_clocks)(xtal); in s3c24xx_init_clocks()
Ds3c24xx.c620 void __init s3c2410_init_clocks(int xtal) in s3c2410_init_clocks() argument
622 s3c2410_common_clk_init(NULL, xtal, 0, S3C24XX_VA_CLKPWR); in s3c2410_init_clocks()
627 void __init s3c2412_init_clocks(int xtal) in s3c2412_init_clocks() argument
629 s3c2412_common_clk_init(NULL, xtal, 0, S3C24XX_VA_CLKPWR); in s3c2412_init_clocks()
634 void __init s3c2416_init_clocks(int xtal) in s3c2416_init_clocks() argument
636 s3c2443_common_clk_init(NULL, xtal, 0, S3C24XX_VA_CLKPWR); in s3c2416_init_clocks()
641 void __init s3c2440_init_clocks(int xtal) in s3c2440_init_clocks() argument
643 s3c2410_common_clk_init(NULL, xtal, 1, S3C24XX_VA_CLKPWR); in s3c2440_init_clocks()
648 void __init s3c2442_init_clocks(int xtal) in s3c2442_init_clocks() argument
650 s3c2410_common_clk_init(NULL, xtal, 2, S3C24XX_VA_CLKPWR); in s3c2442_init_clocks()
[all …]
Dpll-s3c2440-12000000.c53 unsigned long xtal; in s3c2440_plls12_add() local
59 xtal = clk_get_rate(xtal_clk); in s3c2440_plls12_add()
62 if (xtal == 12000000) { in s3c2440_plls12_add()
Dpll-s3c2440-16934400.c82 unsigned long xtal; in s3c2440_plls169344_add() local
88 xtal = clk_get_rate(xtal_clk); in s3c2440_plls169344_add()
91 if (xtal == 169344000) { in s3c2440_plls169344_add()
Dcpu.h99 void (*init_clocks)(int xtal);
115 extern void s3c24xx_init_clocks(int xtal);
/arch/arm/mach-omap1/
Dopp.h17 unsigned long xtal; member
/arch/sh/boards/mach-x3proto/
Dsetup.c67 .xtal = R8A66597_PLATDATA_XTAL_12MHZ,
96 .xtal = M66592_PLATDATA_XTAL_24MHZ,
/arch/sh/boards/mach-highlander/
Dsetup.c34 .xtal = R8A66597_PLATDATA_XTAL_12MHZ,
64 .xtal = M66592_PLATDATA_XTAL_24MHZ,
/arch/h8300/boot/dts/
Dh8300h_sim.dts22 clock-output-names = "xtal";

12