Home
last modified time | relevance | path

Searched refs:CG_DISPLAY_GAP_CNTL (Results 1 – 13 of 13) sorted by relevance

/drivers/gpu/drm/radeon/
Drv6xxd.h130 #define CG_DISPLAY_GAP_CNTL 0x7dc macro
Dcypress_dpm.c1735 u32 tmp = RREG32(CG_DISPLAY_GAP_CNTL); in cypress_enable_display_gap()
1744 WREG32(CG_DISPLAY_GAP_CNTL, tmp); in cypress_enable_display_gap()
1752 tmp = RREG32(CG_DISPLAY_GAP_CNTL) & ~(DISP1_GAP_MASK | DISP2_GAP_MASK); in cypress_program_display_gap()
1763 WREG32(CG_DISPLAY_GAP_CNTL, tmp); in cypress_program_display_gap()
Drv770_dpm.c879 u32 tmp = RREG32(CG_DISPLAY_GAP_CNTL); in rv770_enable_display_gap()
884 WREG32(CG_DISPLAY_GAP_CNTL, tmp); in rv770_enable_display_gap()
1343 u32 tmp = RREG32(CG_DISPLAY_GAP_CNTL); in rv770_program_display_gap()
1356 WREG32(CG_DISPLAY_GAP_CNTL, tmp); in rv770_program_display_gap()
Drv6xx_dpm.c989 WREG32(CG_DISPLAY_GAP_CNTL, tmp); in rv6xx_enable_display_gap()
1182 u32 tmp = RREG32(CG_DISPLAY_GAP_CNTL); in rv6xx_program_display_gap()
1195 WREG32(CG_DISPLAY_GAP_CNTL, tmp); in rv6xx_program_display_gap()
Drv770d.h255 #define CG_DISPLAY_GAP_CNTL 0x714 macro
Dsid.h301 #define CG_DISPLAY_GAP_CNTL 0x828 macro
Dcikd.h129 #define CG_DISPLAY_GAP_CNTL 0xC0200060 macro
Dsi_dpm.c3669 tmp = RREG32(CG_DISPLAY_GAP_CNTL) & ~(DISP1_GAP_MASK | DISP2_GAP_MASK); in si_program_display_gap()
3680 WREG32(CG_DISPLAY_GAP_CNTL, tmp); in si_program_display_gap()
3783 u32 tmp = RREG32(CG_DISPLAY_GAP_CNTL); in si_enable_display_gap()
3792 WREG32(CG_DISPLAY_GAP_CNTL, tmp); in si_enable_display_gap()
Dci_dpm.c1972 u32 tmp = RREG32_SMC(CG_DISPLAY_GAP_CNTL); in ci_program_display_gap()
1984 WREG32_SMC(CG_DISPLAY_GAP_CNTL, tmp); in ci_program_display_gap()
2033 u32 tmp = RREG32_SMC(CG_DISPLAY_GAP_CNTL); in ci_enable_display_gap()
2039 WREG32_SMC(CG_DISPLAY_GAP_CNTL, tmp); in ci_enable_display_gap()
Devergreend.h193 #define CG_DISPLAY_GAP_CNTL 0x714 macro
/drivers/gpu/drm/amd/amdgpu/
Dsid.h302 #define CG_DISPLAY_GAP_CNTL 0x20a macro
/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dsmu7_hwmgr.c395 display_gap = PHM_SET_FIELD(display_gap, CG_DISPLAY_GAP_CNTL, in smu7_enable_display_gap()
398 display_gap = PHM_SET_FIELD(display_gap, CG_DISPLAY_GAP_CNTL, in smu7_enable_display_gap()
4183 …display_gap = PHM_SET_FIELD(display_gap, CG_DISPLAY_GAP_CNTL, DISP_GAP, (hwmgr->display_config->nu… in smu7_program_display_gap()
/drivers/gpu/drm/amd/pm/powerplay/
Dsi_dpm.c4131 tmp = RREG32(CG_DISPLAY_GAP_CNTL) & ~(DISP1_GAP_MASK | DISP2_GAP_MASK); in si_program_display_gap()
4142 WREG32(CG_DISPLAY_GAP_CNTL, tmp); in si_program_display_gap()
4245 u32 tmp = RREG32(CG_DISPLAY_GAP_CNTL); in si_enable_display_gap()
4254 WREG32(CG_DISPLAY_GAP_CNTL, tmp); in si_enable_display_gap()