Home
last modified time | relevance | path

Searched refs:CLR (Results 1 – 11 of 11) sorted by relevance

/drivers/clk/imx/
Dclk-pfd.c32 #define CLR 0x8 macro
39 writel_relaxed(1 << ((pfd->idx + 1) * 8 - 1), pfd->reg + CLR); in clk_pfd_enable()
99 writel_relaxed(0x3f << (pfd->idx * 8), pfd->reg + CLR); in clk_pfd_set_rate()
/drivers/clk/mxs/
Dclk-pll.c47 writel_relaxed(1 << pll->power, pll->base + CLR); in clk_pll_unprepare()
54 writel_relaxed(1 << 31, pll->base + CLR); in clk_pll_enable()
Dclk-imx23.c52 writel_relaxed(1 << BP_CLKSEQ_BYPASS_SAIF, CLKSEQ + CLR); in clk_misc_init()
63 writel_relaxed(1 << BP_CLKSEQ_BYPASS_SSP, CLKSEQ + CLR); in clk_misc_init()
69 writel_relaxed(0x3f << BP_FRAC_IOFRAC, FRAC + CLR); in clk_misc_init()
Dclk-imx28.c73 writel_relaxed(0x3 << BP_SAIF_CLKMUX, DIGCTRL + CLR); in mxs_saif_clkmux_select()
90 writel_relaxed(0x3 << BP_CLKSEQ_BYPASS_SAIF0, CLKSEQ + CLR); in clk_misc_init()
110 writel_relaxed(0xf << BP_CLKSEQ_BYPASS_SSP0, CLKSEQ + CLR); in clk_misc_init()
Dclk.h15 #define CLR 0x8 macro
Dclk-ref.c35 writel_relaxed(1 << ((ref->idx + 1) * 8 - 1), ref->reg + CLR); in clk_ref_enable()
/drivers/pwm/
Dpwm-mxs.c18 #define CLR 0x8 macro
69 writel(1 << pwm->hwpwm, mxs->base + PWM_CTRL + CLR); in mxs_pwm_apply()
/drivers/gpu/drm/imx/dcss/
Ddcss-dev.h14 #define CLR 0x08 macro
20 #define dcss_clr(v, c) writel((v), (c) + CLR)
/drivers/pinctrl/freescale/
Dpinctrl-mxs.h13 #define CLR 0x8 macro
Dpinctrl-mxs.c293 writel(1 << shift, reg + CLR); in mxs_pinconf_group_set()
304 writel(1 << shift, reg + CLR); in mxs_pinconf_group_set()
/drivers/video/fbdev/
Dimsttfb.c50 CLR = 6, /* 0x18 */ enumerator
1014 write_reg_le32(par->dc_regs, CLR, bgc); in imsttfb_fillrect()