Home
last modified time | relevance | path

Searched refs:CSR11 (Results 1 – 10 of 10) sorted by relevance

/drivers/net/ethernet/dec/tulip/
Dinterrupt.c305 iowrite32(mit_table[MIT_TABLE], tp->base_addr + CSR11); in tulip_poll()
311 iowrite32(0, tp->base_addr + CSR11); in tulip_poll()
749 iowrite32(0x8b240000, ioaddr + CSR11); in tulip_interrupt()
758 iowrite32(0x0012, ioaddr + CSR11); in tulip_interrupt()
798 if (tp->ttimer == 0 || (ioread32(ioaddr + CSR11) & 0xffff) == 0) {
806 iowrite32(12, ioaddr + CSR11);
Dtulip.h117 CSR11 = 0x58, enumerator
Dxircom_cb.c59 #define CSR11 0x58 macro
Dde2104x.c148 CSR11 = 0x58, enumerator
924 dw32(CSR11, FULL_DUPLEX_MAGIC); in de_set_media()
/drivers/net/wireless/ralink/rt2x00/
Drt2400pci.c365 reg = rt2x00mmio_register_read(rt2x00dev, CSR11); in rt2400pci_config_erp()
367 rt2x00mmio_register_write(rt2x00dev, CSR11, reg); in rt2400pci_config_erp()
503 reg = rt2x00mmio_register_read(rt2x00dev, CSR11); in rt2400pci_config_retry_limit()
508 rt2x00mmio_register_write(rt2x00dev, CSR11, reg); in rt2400pci_config_retry_limit()
561 reg = rt2x00mmio_register_read(rt2x00dev, CSR11); in rt2400pci_config_cw()
564 rt2x00mmio_register_write(rt2x00dev, CSR11, reg); in rt2400pci_config_cw()
Drt2500pci.c370 reg = rt2x00mmio_register_read(rt2x00dev, CSR11); in rt2500pci_config_erp()
372 rt2x00mmio_register_write(rt2x00dev, CSR11, reg); in rt2500pci_config_erp()
551 reg = rt2x00mmio_register_read(rt2x00dev, CSR11); in rt2500pci_config_retry_limit()
556 rt2x00mmio_register_write(rt2x00dev, CSR11, reg); in rt2500pci_config_retry_limit()
918 reg = rt2x00mmio_register_read(rt2x00dev, CSR11); in rt2500pci_init_registers()
920 rt2x00mmio_register_write(rt2x00dev, CSR11, reg); in rt2500pci_init_registers()
Drt2400pci.h160 #define CSR11 0x002c macro
Drt2500pci.h236 #define CSR11 0x002c macro
/drivers/net/ethernet/amd/
Dariadne.h71 #define CSR11 0x0b00 /* - Logical Address Filter, LADRF[63:48] */ macro
Dariadne.c439 lance->RAP = CSR11; /* Logical Address Filter, LADRF[63:48] */ in ariadne_open()