Home
last modified time | relevance | path

Searched refs:DMA_CTRL (Results 1 – 8 of 8) sorted by relevance

/drivers/net/ethernet/broadcom/genet/
Dbcmgenet.c202 DMA_CTRL, enumerator
238 [DMA_CTRL] = 0x04,
274 [DMA_CTRL] = 0x04,
301 [DMA_CTRL] = 0x00,
2762 dma_ctrl = bcmgenet_tdma_readl(priv, DMA_CTRL); in bcmgenet_init_tx_queues()
2765 bcmgenet_tdma_writel(priv, dma_ctrl, DMA_CTRL); in bcmgenet_init_tx_queues()
2806 bcmgenet_tdma_writel(priv, dma_ctrl, DMA_CTRL); in bcmgenet_init_tx_queues()
2871 dma_ctrl = bcmgenet_rdma_readl(priv, DMA_CTRL); in bcmgenet_init_rx_queues()
2874 bcmgenet_rdma_writel(priv, dma_ctrl, DMA_CTRL); in bcmgenet_init_rx_queues()
2910 bcmgenet_rdma_writel(priv, dma_ctrl, DMA_CTRL); in bcmgenet_init_rx_queues()
[all …]
/drivers/gpu/drm/i915/gt/uc/
Dintel_uc_fw.c473 intel_uncore_write_fw(uncore, DMA_CTRL, in uc_fw_xfer()
477 ret = intel_wait_for_register_fw(uncore, DMA_CTRL, START_DMA, 0, 100); in uc_fw_xfer()
481 intel_uncore_read_fw(uncore, DMA_CTRL)); in uc_fw_xfer()
484 intel_uncore_write_fw(uncore, DMA_CTRL, _MASKED_BIT_DISABLE(dma_flags)); in uc_fw_xfer()
Dintel_guc_reg.h55 #define DMA_CTRL _MMIO(0xc314) macro
/drivers/net/ethernet/oki-semi/pch_gbe/
Dpch_gbe_main.c811 dctrl = ioread32(&hw->reg->DMA_CTRL); in pch_gbe_configure_tx()
813 iowrite32(dctrl, &hw->reg->DMA_CTRL); in pch_gbe_configure_tx()
856 rxdma = ioread32(&hw->reg->DMA_CTRL); in pch_gbe_configure_rx()
858 iowrite32(rxdma, &hw->reg->DMA_CTRL); in pch_gbe_configure_rx()
863 ioread32(&hw->reg->DMA_CTRL)); in pch_gbe_configure_rx()
1249 rxdma = ioread32(&hw->reg->DMA_CTRL); in pch_gbe_disable_dma_rx()
1251 iowrite32(rxdma, &hw->reg->DMA_CTRL); in pch_gbe_disable_dma_rx()
1259 rxdma = ioread32(&hw->reg->DMA_CTRL); in pch_gbe_enable_dma_rx()
1261 iowrite32(rxdma, &hw->reg->DMA_CTRL); in pch_gbe_enable_dma_rx()
Dpch_gbe.h68 u32 DMA_CTRL; member
/drivers/gpu/drm/hisilicon/kirin/
Dkirin_dpe_reg.h124 #define DMA_CTRL (0x001C) macro
Dkirin_drm_dpe.c854 dpe_set_reg(rdma_base + DMA_CTRL, rdma_format, 5, 3); in dpe_rdma_config()
855 dpe_set_reg(rdma_base + DMA_CTRL, 0x0, 1, 8); in dpe_rdma_config()
/drivers/gpu/drm/i915/gvt/
Dhandlers.c3149 MMIO_DH(DMA_CTRL, D_SKL_PLUS, NULL, dma_ctrl_write); in init_skl_mmio_info()