Home
last modified time | relevance | path

Searched refs:HDMI_GENERIC_PACKET_CONTROL0 (Results 1 – 7 of 7) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_stream_encoder.c80 REG_UPDATE_2(HDMI_GENERIC_PACKET_CONTROL0, in enc2_update_hdmi_info_packet()
87 REG_UPDATE_2(HDMI_GENERIC_PACKET_CONTROL0, in enc2_update_hdmi_info_packet()
94 REG_UPDATE_2(HDMI_GENERIC_PACKET_CONTROL0, in enc2_update_hdmi_info_packet()
101 REG_UPDATE_2(HDMI_GENERIC_PACKET_CONTROL0, in enc2_update_hdmi_info_packet()
108 REG_UPDATE_2(HDMI_GENERIC_PACKET_CONTROL0, in enc2_update_hdmi_info_packet()
115 REG_UPDATE_2(HDMI_GENERIC_PACKET_CONTROL0, in enc2_update_hdmi_info_packet()
122 REG_UPDATE_2(HDMI_GENERIC_PACKET_CONTROL0, in enc2_update_hdmi_info_packet()
129 REG_UPDATE_2(HDMI_GENERIC_PACKET_CONTROL0, in enc2_update_hdmi_info_packet()
168 REG_SET_4(HDMI_GENERIC_PACKET_CONTROL0, 0, in enc2_stream_encoder_stop_hdmi_info_packets()
178 REG_SET_4(HDMI_GENERIC_PACKET_CONTROL0, 0, in enc2_stream_encoder_stop_hdmi_info_packets()
[all …]
/drivers/gpu/drm/amd/display/dc/dcn30/
Ddcn30_dio_stream_encoder.c100 REG_UPDATE_2(HDMI_GENERIC_PACKET_CONTROL0, in enc3_update_hdmi_info_packet()
107 REG_UPDATE_2(HDMI_GENERIC_PACKET_CONTROL0, in enc3_update_hdmi_info_packet()
114 REG_UPDATE_2(HDMI_GENERIC_PACKET_CONTROL0, in enc3_update_hdmi_info_packet()
121 REG_UPDATE_2(HDMI_GENERIC_PACKET_CONTROL0, in enc3_update_hdmi_info_packet()
128 REG_UPDATE_2(HDMI_GENERIC_PACKET_CONTROL0, in enc3_update_hdmi_info_packet()
135 REG_UPDATE_2(HDMI_GENERIC_PACKET_CONTROL0, in enc3_update_hdmi_info_packet()
142 REG_UPDATE_2(HDMI_GENERIC_PACKET_CONTROL0, in enc3_update_hdmi_info_packet()
149 REG_UPDATE_2(HDMI_GENERIC_PACKET_CONTROL0, in enc3_update_hdmi_info_packet()
238 REG_SET_4(HDMI_GENERIC_PACKET_CONTROL0, 0, in enc3_stream_encoder_stop_hdmi_info_packets()
248 REG_SET_4(HDMI_GENERIC_PACKET_CONTROL0, 0, in enc3_stream_encoder_stop_hdmi_info_packets()
[all …]
Ddcn30_dio_stream_encoder.h54 SRI(HDMI_GENERIC_PACKET_CONTROL0, DIG, id), \
/drivers/gpu/drm/amd/display/dc/dce/
Ddce_stream_encoder.h70 SRI(HDMI_GENERIC_PACKET_CONTROL0, DIG, id), \
126 SE_SF(HDMI_GENERIC_PACKET_CONTROL0, HDMI_GENERIC0_CONT, mask_sh),\
127 SE_SF(HDMI_GENERIC_PACKET_CONTROL0, HDMI_GENERIC0_SEND, mask_sh),\
128 SE_SF(HDMI_GENERIC_PACKET_CONTROL0, HDMI_GENERIC0_LINE, mask_sh),\
129 SE_SF(HDMI_GENERIC_PACKET_CONTROL0, HDMI_GENERIC1_CONT, mask_sh),\
130 SE_SF(HDMI_GENERIC_PACKET_CONTROL0, HDMI_GENERIC1_SEND, mask_sh),\
131 SE_SF(HDMI_GENERIC_PACKET_CONTROL0, HDMI_GENERIC1_LINE, mask_sh),\
671 uint32_t HDMI_GENERIC_PACKET_CONTROL0; member
Ddce_stream_encoder.c211 REG_UPDATE_3(HDMI_GENERIC_PACKET_CONTROL0, in dce110_update_hdmi_info_packet()
217 REG_UPDATE_3(HDMI_GENERIC_PACKET_CONTROL0, in dce110_update_hdmi_info_packet()
812 REG_SET_6(HDMI_GENERIC_PACKET_CONTROL0, 0, in dce110_stream_encoder_stop_hdmi_info_packets()
/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_stream_encoder.c189 REG_UPDATE_3(HDMI_GENERIC_PACKET_CONTROL0, in enc1_update_hdmi_info_packet()
195 REG_UPDATE_3(HDMI_GENERIC_PACKET_CONTROL0, in enc1_update_hdmi_info_packet()
670 REG_SET_6(HDMI_GENERIC_PACKET_CONTROL0, 0, in enc1_stream_encoder_stop_hdmi_info_packets()
Ddcn10_stream_encoder.h58 SRI(HDMI_GENERIC_PACKET_CONTROL0, DIG, id), \
140 uint32_t HDMI_GENERIC_PACKET_CONTROL0; member