Home
last modified time | relevance | path

Searched refs:LANE_PLL_ENABLE (Results 1 – 2 of 2) sorted by relevance

/drivers/gpu/drm/gma500/
Dcdv_intel_display.c338 lane_value |= LANE_PLL_ENABLE | LANE_PLL_PIPE(pipe); in cdv_dpll_set_clock_cdv()
344 lane_value |= LANE_PLL_ENABLE | LANE_PLL_PIPE(pipe); in cdv_dpll_set_clock_cdv()
350 lane_value |= LANE_PLL_ENABLE | LANE_PLL_PIPE(pipe); in cdv_dpll_set_clock_cdv()
356 lane_value |= LANE_PLL_ENABLE | LANE_PLL_PIPE(pipe); in cdv_dpll_set_clock_cdv()
Dpsb_intel_reg.h1369 #define LANE_PLL_ENABLE (0x3 << 20) macro