Searched refs:SW_RST (Results 1 – 5 of 5) sorted by relevance
| /drivers/thermal/qcom/ |
| D | tsens-8960.c | 28 #define SW_RST BIT(1) macro
90 ret = regmap_update_bits(map, CNTL_ADDR, SW_RST, SW_RST); in resume_8960()
125 ret = regmap_write(priv->tm_map, CNTL_ADDR, reg | SW_RST); in enable_8960()
186 reg_cntl = SW_RST; in init_8960()
187 ret = regmap_update_bits(priv->tm_map, CNTL_ADDR, SW_RST, reg_cntl); in init_8960()
193 reg_cntl &= ~SW_RST; in init_8960()
|
| /drivers/net/ethernet/moxa/ |
| D | moxart_ether.h | 185 #define SW_RST BIT(2) /* software reset, last 64 AHB clocks */ macro
|
| D | moxart_ether.c | 96 writel(SW_RST, priv->base + REG_MAC_CTRL); in moxart_mac_reset()
97 while (readl(priv->base + REG_MAC_CTRL) & SW_RST) in moxart_mac_reset()
|
| /drivers/net/dsa/b53/ |
| D | b53_regs.h | 149 #define SW_RST BIT(7) macro
|
| D | b53_common.c | 772 reg |= SW_RST | EN_SW_RST | EN_CH_RST; in b53_switch_reset()
777 if (!(reg & SW_RST)) in b53_switch_reset()
|