Home
last modified time | relevance | path

Searched refs:TRIGGER (Results 1 – 8 of 8) sorted by relevance

/drivers/clk/bcm/
Dclk-bcm281xx.c25 .trig = TRIGGER(0x0e04, 0),
47 .trig = TRIGGER(0x0a40, 4),
57 .trig = TRIGGER(0x0a40, 0),
65 .trig = TRIGGER(0x0a40, 2),
88 .trig = TRIGGER(0x0e84, 1),
111 .trig = TRIGGER(0x0afc, 9),
123 .trig = TRIGGER(0x0afc, 10),
135 .trig = TRIGGER(0x0afc, 12),
147 .trig = TRIGGER(0x0afc, 11),
157 .trig = TRIGGER(0x0afc, 7),
[all …]
Dclk-bcm21664.c47 .trig = TRIGGER(0x0a40, 4),
74 .trig = TRIGGER(0x0afc, 9),
86 .trig = TRIGGER(0x0afc, 10),
98 .trig = TRIGGER(0x0afc, 12),
110 .trig = TRIGGER(0x0afc, 11),
169 .trig = TRIGGER(0x0afc, 2),
179 .trig = TRIGGER(0x0afc, 3),
189 .trig = TRIGGER(0x0afc, 4),
200 .trig = TRIGGER(0x0afc, 23),
211 .trig = TRIGGER(0x0afc, 24),
[all …]
Dclk-kona.h383 #define TRIGGER(_offset, _bit) \ macro
/drivers/accessibility/speakup/
Dsynth.c188 trigger_time = spk_get_var(TRIGGER); in synth_start()
348 { TRIGGER, .u.n = {NULL, 20, 10, 2000, 0, 0, NULL } },
Dspk_types.h44 DELAY, TRIGGER, JIFFY, FULL, /* all timers must be together */ enumerator
Dvarhandlers.c23 { "trigger_time", TRIGGER, VAR_TIME, NULL, NULL },
/drivers/net/ethernet/huawei/hinic/
Dhinic_hw_mbox.c188 TRIGGER, enumerator
730 mbox_ctrl |= HINIC_MBOX_CTRL_SET(TRIGGER, TRIGGER_AEQE); in write_mbox_msg_attr()
/drivers/input/misc/
Dadxl34x.c139 #define TRIGGER (1 << 5) macro